

ON Semiconductor®

FSA2567 — Low-Power, Dual SIM Card Analog **Switch**

Features

Low On Capacitance for Data Path: 10 pF Typical

Low On Resistance for Data Path: 6 Ω Typical

Low On Resistance for Supply Path: 0.4 Ω Typical

Wide V_{CC} Operating Range: 1.65 V to 4.3 V

Low Power Consumption: 1 µA Maximum

- 15 μA Maximum I_{CCT} Over Expanded Voltage Range ($V_{IN}=1.8 \text{ V}, V_{CC}=4.3 \text{ V}$)

Wide -3 db Bandw idth: > 160 MHz

Packaged in:

- Pb-free 16-Lead MLP & 16-Lead UMLP

3 kV ESD Rating, >12 kV Pow er/GND ESD Rating

Applications

Cell phone, PDA, Digital Camera, and Notebook

LCD Monitor, TV, and Set-Top Box

Description

The FSA2567 is a bi-directional, low-power, dual doublepole, double-throw (4PDT) analog switch targeted at dual SIM card multiplexing. It is optimized for switching the WLAN-SIM data and control signals and dedicates one channel as a supply-source switch.

The FSA2567 is compatible with the requirements of SIM cards and features a low on capacitance (Con) of 10 pF to ensure high-speed data transfer. The V_{SIM} sw itch path has a low R_{ON} characteristic to ensure minimal voltage drop in the dual SIM card supply paths.

The FSA2567 contains special circuitry that minimizes current consumption when the control voltage applied to the SEL pin is lower than the supply voltage (V_{CC}). This feature is especially valuable in ultra-portable applications, such as cell phones; allowing direct interface with the general-purpose I/Os of the baseband processor. Other applications include switching and connector sharing in portable cell phones, PDAs, digital cameras, printers, and notebook computers.

Ordering Information

Part Number	Top Mark	Operating Temperature Range	Package
FSA2567MPX	FSA2567	-40 to +85°C	16-Lead, Molded Leadless Package (MLP) Quad, JEDEC MO- 220, 3 mm Square
FSA2567UMX	GX		16-Lead, Quad, Ultrathin Molded Leadless Package (UMLP), 1.8 x 2.6 mm




Figure 1. Analog Symbol

Pin Assignments




Figure 2. Pad Assignment MLP16 (Top Through View)




Figure 3. Pad Assignment UMLP16 (Top Through View)

Pin Definitions

Pin	Description
nDAT, nRST, nCLK	Multiplexed Data Source Inputs
nV _{SIM}	Multiplexed SIM Supply Inputs
V _{SIM} , DAT, RST, CLK	Common SIM Ports
Sel	Sw itch Select

Truth Table

Sel	Function
Logic LOW	1DAT = DAT, 1RST = RST, 1CLK = CLK, 1V _{SIM} = V _{SIM}
Logic HIGH	2DAT = DAT, 2RST = RST, 2CLK = CLK, 2V _{SIM} = V _{SIM}

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit	
V _{CC}	Supply Voltage	-0.5	+5.5	V	
V_{CNTRL}	DC Input Voltage (Sel) ⁽¹⁾	-0.5	V _{CC}	V	
V _{SW}	DC Sw itch I/O Voltage ⁽¹⁾	-0.5	V _{CC} + 0.3	V	
I _{IK}	DC Input Diode Current	-50		mA	
I _{SIM}	DC Output Current - V _{SIM}		350	mA	
l _{out}	DC Output Current - DAT, CLK, RST		35	mA	
T _{STG}	Storage Temperature	-65	+150	°C	
	Lhurron Dody Model JEDEC JESDOO A444	All Pins		3	
ESD	Human Body Model, JEDEC: JESD22-A114	VO to GND		12	
	Charged Device Model, JEDEC: JESD22-C101			2	

Note:

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _{cc}	Supply Voltage	1.65	4.30	V
V _{CNTRL}	Control Input Voltage (Sel) ⁽²⁾	0	V _{CC}	V
V _{sw}	Sw itch I/O Voltage	-0.5	V _{CC}	V
I _{SIM}	DC Output Current - V _{SIM}		150	mA
l _{out}	DC Output Current – DAT, CLK, RST		25	mA
T _A	Operating Temperature	-40	+85	°C

Note:

2. The control input must be held HIGH or LOW; it must not float.

DC Electrical Characteristics

All typical values are at 25°C, 3.3 V $\ensuremath{\text{V}_{\text{CC}}}$ unless otherwise specified.

Symbol	Parameter	Conditions	V _{cc} (V)	T _A =- 40°C to +85°C			Units
Symbol				Min.	Тур.	Max.	Units
V _{IK}	Clamp Diode Voltage	I _{IN} = -18 mA	2.7			-1.2	V
			1.65 to 2.3	1.1			V
V_{IH}	Input Voltage High		2.7 to 3.6	1.3			
			4.3	1.7			
			1.65 to 2.3			0.4	
V_{IL}	Input Voltage Low		2.7 to 3.6			0.5	V
			4.3			0.7	
I _{IN}	Control Input Leakage	$V_{SW} = 0$ to V_{CC}	4.3	-1		1	μΑ
I _{nc(off)} , I _{no(off)} ,	Off State Leakage	nRST, nDAT, nCLK, $nV_{SIM} = 0.3 V$ or 3.6 V Figure 10	4.3	-60		60	nA
D	Data Path Sw itch On Resistance ⁽³⁾	$V_{SW} = 0$, 1.8 V, $I_{ON} = -20$ mA Figure 9	1.8		7.0	12.0	Ω
R _{OND}		V_{SW} = 0, 2.3 V, I_{ON} = -20 mA Figure 9	2.7		6.0	10.0	
-	V _{SIM} Sw itch	$V_{SW} = 0$, 1.8V, $I_{ON} = -100$ mA Figure 9	1.8		0.5	0.7	Ω
R _{ONV}	On Resistance ⁽³⁾	$V_{SW} = 0, 2.3 \text{ V}, I_{ON} = -100 \text{ mA}$ Figure 9	2.7		0.4	0.6	
ΔR_{OND}	Data Path Delta On Resistance ⁽⁴⁾	V _{SW} = 0 V, I _{ON} = -20 mA	2.7		0.2		Ω
l _{cc}	Quiescent Supply Current	$V_{CNTRL} = 0$ or V_{CC} , $I_{OUT} = 0$	4.3			1.0	μA
	Increase in I _{CC} Current	$V_{CNTRL} = 2.6 \text{ V}, V_{CC} = 4.3 \text{ V}$	4.3		5.0	10.0	μΑ
I _{CCT}	Per Control Voltage and V _{CC}	V _{CNTRL} = 1.8 V, V _{CC} = 4.3 V	4.3		7.0	15.0	μΑ

Notes:

^{3.} Measured by the voltage drop between nDAT, nRST, nCLK and relative common port pins at the indicated current through the switch. On resistance is determined by the lower of the voltage on the relative ports.

^{4.} Guaranteed by characterization.

AC Electrical Characteristics

All typical value are for V_{CC} =3.3V at 25°C unless otherwise specified.

Symbol	Parameter	Conditions	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T _A =- 40°C to +85°C			Units
Symbol		Conditions	V _{cc} (V)	Min.	Тур.	Max.	Oilles
	Turn-On Time	$R_L = 50 \Omega, C_L = 35 pF$	1.8 ⁽⁵⁾		65	95	ns
t _{OND}	Sel to Output (DAT,CLK,RST)	$V_{SW} = 1.5 \text{ V}$ Figure 11, Figure 12	2.7 to 3.6		42	60	ns
t _{offD}	Turn-Off Time Sel to Output	$R_L = 50 \Omega, C_L = 35 pF$ $V_{SW} = 1.5 V$	1.8 ⁽⁵⁾		30	50	ns
-OFFD	(DAT,CLK,RST)	Figure 11, Figure 12	2.7 to 3.6		20	40	ns
	Turn-On Time	$R_L = 50 \Omega, C_L = 35 pF$ $V_{SW} = 1.5 V$	1.8 ⁽⁵⁾		55	80	ns
t _{ONV}	Sel to Output (V _{SIM})	Figure 11, Figure 12	2.7 to 3.6		35	55	ns
	Turn-Off Time Sel to Output (V _{SIM})	$R_L = 50 \Omega, C_L = 35 pF$ $V_{SW} = 1.5 V$	1.8 ⁽⁵⁾		35	50	
t _{OFFV}		Figure 11, Figure 12	2.7 to 3.6		22	40	ns
t _{PD}	Propagation Delay ⁽⁵⁾ (DAT,CLK,RST)	$C_L = 35 \text{ pF}, R_L = 50 \Omega$ Figure 11, Figure 13	3.3		0.25		ns
t _{BBMD}	Break-Before-Make ⁽⁵⁾ (DAT,CLK,RST)	$R_L = 50 \Omega$, $C_L = 35 pF$ $V_{SW1} = V_{SW2} = 1.5 V$ Figure 15	2.7 to 3.6	3	18		ns
t _{BBMV}	Break-Before-Make ⁽⁵⁾ (V _{SIM})	$R_L = 50 \ \Omega, \ C_L = 35 \ pF$ $V_{SW1} = V_{SW2} = 1.5 \ V$ Figure 15	2.7 to 3.6	3	12		ns
Q	Charge Injection (DAT,CLK,RST)	$\begin{split} C_{L} &= 50 \text{ pF, } R_{GEN} = 0 \Omega, \\ V_{GEN} &= 0 V \end{split}$	2.7 to 3.6		10		рС
O _{IRR}	Off Isolation (DAT,CLK,RST)	$R_L = 50 \Omega$, $f = 10 MHz$ Figure 17	2.7 to 3.6		-60		dB
Xtalk	Non-Adjacent Channel Crosstalk (DAT,CLK,RST)	$R_L = 50 \Omega$, $f = 10 MHz$ Figure 18	2.7 to 3.6		-60		dB
BW	-3 db Bandw idth (DAT,CLK,RST)	$R_L = 50 \Omega$, $C_L = 5 pF$ Figure 16	2.7 to 3.6		475		MHz

Note:


5. Guaranteed by characterization.


Capacitance

Symbol	Doromotor	Conditions	T _A =- 40°C to +85°C			Units
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Ullits
C _{IN}	Control Pin Input Capacitance	V _{CC} = 0 V		1.5		
C _{OND}	RST, CLK, DAT On Capacitance ⁽⁶⁾	V _{CC} = 3.3 V, f = 1 MHz Figure 20		10	12	
C _{ONV}	V _{SIM} On Capacitance ⁽⁶⁾	V _{CC} = 3.3 V, f = 1 MHz Figure 20		110	150	pF
C _{OFFD}	RST, CLK, DAT Off Capacitance	V _{CC} = 3.3 V, Figure 19		3		
C _{OFFV}	V _{SIM} Off Capacitance	V _{CC} = 3.3 V, Figure 19		40		

Note:

^{6.} Guaranteed by characterization.





Frequency (MHz) $V_{CC} = 2.7V$

Figure 7. Crosstalk




Figure 8. Bandwidth

Test Diagrams





Figure 9. On Resistance



 $\rm R_L$ and $\rm C_L$ are functions of the application environment (see tables for specific values). $\rm C_i$ includes test fixture and stray capacitance.

Figure 11. AC Test Circuit Load




Figure 10. Off Leakage




Figure 12. Turn-On / Turn-Off Waveforms




Figure 13. Propagation Delay






Figure 14. Charge Injection


Test Diagrams (Continued)



 R_L and C_L are functions of the application environment (see tables for specific values). C_L includes test fixture and stray capacitance.

Figure 15. Break-Before-Make Interval Timing





Off isolation = 20 Log (V_{OUT} / V_{IN})

Figure 16. Bandwidth

Figure 17. Channel Off Isolation




Figure 18. Non-Adjacent Channel-to-Channel Crosstalk




Figure 19. Channel Off Capacitance







Figure 20. Channel On Capacitance

Physical Dimensions









NOTES:

- A. PACKAGE DOES NOT FULLY CONFORM TO JEDEC STANDARD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M. 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-UMLP16Arev5.
- F. TERMINAL SHAPE MAY VARY ACCORDING TO PACKAGE SUPPLIER, SEE TERMINAL SHAPE VARIANTS.











Figure 21. 16-Lead Ultrathin Molded Leadless Package (UMLP)


Physical Dimensions











BOTTOM VIEW

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-220, VARIATION WEED-Pending, DATED pending
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994
- D. DIMENSIONS ARE EXCLUSIVE OF BURS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

MLP16BrevB

Figure 22. 16-Terminal Molded Leadless Package (MLP)

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor products are not designed, intended, or authorized for any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or i

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free

USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll

Free

USA/Canada.

Europe, Middle East and Africa Technical Support:

Japan Customer Focus Center

Phone: 421 33 790 2910

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local

Sales Representative