## NILMS4501N

## Power MOSFET with Current Mirror FET

## 24 V, 9.5 A, N-Channel, ESD Protected, 1:250 Current Mirror, SO-8 Leadless

N-Channel MOSFET with 1:250 current mirror device utilizing the latest ON Semiconductor technology to achieve low figure of merit while keeping a high accuracy in the linear region. This device takes advantage of the latest leadless QFN package to improve thermal transfer.

## Features

- Current Sense MOSFET
- $\pm 15 \%$ Current Mirror Accuracy
- ESD Protected on the Main and the Mirror MOSFET
- Low Gate Charge
- $\mathrm{Pb}-$ Free Package is Available*


## Applications

- DC-DC Converters
- Voltage Regulator Modules
- Small DC Motor Controls
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

| $\mathbf{V}_{\text {DSS }}$ | $\mathbf{R}_{\text {DS(on) }}$ Typ | $\mathbf{I}_{\mathbf{D}}$ MAX |
| :---: | :---: | :---: |
| 24 V | $12 \mathrm{~m} \Omega @ 4.5 \mathrm{~V}$ | 9.5 A |

N-Channel with Current


4501N = Device Code
A = Assembly Location
Y = Year
WW = Work Week

- $\quad=\mathrm{Pb}-$ Free Package

PIN CONNECTIONS


Sense (1)

Source (2)
Gate (3)
(Bottom View)

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NILMS4501NR2 | PLLP4 | 2500/Tape \& Reel |
| NILMS4501NR2G | PLLP4 <br> (Pb-Free) $)$ | 2500/Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MAIN MOSFET MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Drain-to-Source Voltage | $\mathrm{V}_{\text {DSS }}$ | 24 | V |
| Gate-to-Source Voltage | $\mathrm{V}_{\mathrm{GS}}$ | $\pm 10$ | V |
| ```Drain Current (Note 1) Continuous @ TA=25* Continuous @ TA = 100 }\mp@subsup{}{}{\circ}\textrm{C Pulsed ( }\mp@subsup{\textrm{t}}{\textrm{p}}{}\leq10\textrm{s}``` | $\begin{aligned} & \mathrm{I}_{\mathrm{D}} \\ & \mathrm{I}_{\mathrm{D}} \end{aligned}$ | $\begin{aligned} & 9.5 \\ & 6.7 \\ & 14 \end{aligned}$ | Adc <br> Adc <br> Apk |
| Total Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 1) Total Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 2) | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{D}} \\ & \mathrm{P}_{\mathrm{D}} \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 1.4 \end{aligned}$ | W |
| Thermal Resistance Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) Junction-to-Ambient ( $\mathrm{t}_{\mathrm{p}} \leq 10 \mathrm{~s}$ ) (Note 3) | $\begin{aligned} & R_{\text {}}^{\text {BJA }} \\ & R_{\theta J A} \\ & R_{\theta J A} \end{aligned}$ | $\begin{gathered} 55 \\ 110 \\ 25 \end{gathered}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction and Storage Temperature | $\mathrm{T}_{\mathrm{J},}$ T $\mathrm{StG}^{\text {d }}$ | -55 to 175 | ${ }^{\circ} \mathrm{C}$ |
| Single Pulse Drain-to-Source Avalanche ( $\mathrm{V}_{\mathrm{DD}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}$, $\left.\mathrm{I}_{\mathrm{L}}=9.5 \mathrm{~A}, \mathrm{~L}=1.0 \mathrm{mH}, \mathrm{R}_{\mathrm{G}}=25 \Omega\right)$ | $\mathrm{E}_{\text {AS }}$ | 50 | mJ |
| Electrostatic Discharge Capability Human Body Model Charged Device Model | $\begin{aligned} & \text { ESD }_{\text {HBM }} \\ & \text { CMD } \end{aligned}$ | $\begin{aligned} & 4000 \\ & 2000 \end{aligned}$ | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface mounted on FR4 board using 1 in sq pad size ( Cu area $=1.127$ in sq [ 1 oz$]$ including traces).
2. Surface mounted on FR4 board using the minimum recommended pad size ( Cu area $=0.0821 \mathrm{in} \mathrm{sq}$ ).
3. Surface mounted on FR4 board using 1 in sq pad size (Cu area $=1.127$ in sq [ 1 oz ] including traces) and 200 LFM airflow.

MAIN MOSFET ELECTRICAL CHARACTERISTICS $\left(T_{J}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OFF CHARACTERISTICS |  |  |  |  |  |
| Drain-to-Source Breakdown Voltage $\left(V_{G S}=0 V, I_{D}=250 \mu A\right)$ <br> Temperature Coefficient (Positive) | $\mathrm{V}_{\text {(BR) }{ }^{\text {dss }}}$ | 24 - | $\begin{aligned} & 29 \\ & 23 \end{aligned}$ | - | $\underset{\mathrm{mV} /{ }^{\circ} \mathrm{C}}{\mathrm{~V}}$ |
| $\begin{aligned} & \text { Zero Gate Voltage Drain Current } \\ & \left(V_{D S}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}\right) \\ & \left(\mathrm{V}_{\mathrm{DS}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{J}=125^{\circ} \mathrm{C}\right) \\ & \left(\mathrm{V}_{\mathrm{DS}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{J}=175^{\circ} \mathrm{C}\right) \end{aligned}$ | $\mathrm{I}_{\text {DSS }}$ | - | $\begin{gathered} 0.05 \\ 1.0 \\ 30 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 100 \\ & 100 \end{aligned}$ | $\mu \mathrm{A}$ |
| $\begin{gathered} \text { Gate-Body Leakage Current } \\ \left(\mathrm{V}_{\mathrm{GS}}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=0 \mathrm{~V}\right) \\ \left(\mathrm{V}_{\mathrm{GS}}=9.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=0 \mathrm{~V}\right) \end{gathered}$ | $\mathrm{I}_{\text {GSS }}$ |  | $\begin{aligned} & 40 \\ & 1.3 \end{aligned}$ | $\begin{gathered} 100 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{nA} \\ & \mu \mathrm{~A} \end{aligned}$ |

## ON CHARACTERISTICS

| Gate Threshold Voltage $\left(\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{GS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}\right)$ <br> Threshold Temperature Coefficient (Negative) | $\mathrm{V}_{\mathrm{GS} \text { (th) }}$ |  | $\begin{array}{r} 1.60 \\ -5.0 \end{array}$ |  | $\stackrel{\mathrm{V}}{\mathrm{mV} /{ }^{\circ} \mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Static Drain-to-Source On-Resistance (Note 4) } \\ \left(V_{G S}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=6.0 \mathrm{~A}, \mathrm{~T}_{J} @ 25^{\circ} \mathrm{C}\right) \\ \left(\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=6.0 \mathrm{~A}, \mathrm{TJ} @ 125^{\circ} \mathrm{C}\right) \\ \left(\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, I_{D}=6.0 \mathrm{~A}, \mathrm{~T}_{J} @ 175^{\circ} \mathrm{C}\right) \end{gathered}$ | $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | - | 9.0 12 14 | $\begin{aligned} & 13 \\ & 17 \\ & 20 \end{aligned}$ | $\mathrm{m} \Omega$ |
| $\begin{gathered} \text { Static Drain-to-Source On-Resistance (Note 4) } \\ \left(V_{G S}=4.5 \mathrm{~V}, I_{\mathrm{D}}=6.0 \mathrm{~A}, \mathrm{~T}_{J} @ 25^{\circ} \mathrm{C}\right) \\ \left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=6.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}} @ 125^{\circ} \mathrm{C}\right) \\ \left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=6.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}} @ 175^{\circ} \mathrm{C}\right) \end{gathered}$ | $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | - | 12 16 18 | $\begin{aligned} & 16 \\ & 20 \\ & 24 \end{aligned}$ | $\mathrm{m} \Omega$ |
| Main/Mirror MOSFET Current Ratio $\begin{aligned} & \left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}\right) \\ & \left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1.0 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=175^{\circ} \mathrm{C}\right) \end{aligned}$ | $\mathrm{I}_{\text {RAT }}$ | 212 | $\begin{aligned} & 250 \\ & 268 \end{aligned}$ | 287 | - |
| Forward Transconductance (Note 4) $\left(V_{D S}=6.0 \mathrm{~V}, I_{D}=6.0 \mathrm{~A}\right)$ | gFs | 15 | 23 | - | Mhos |

4. Pulse Test: Pulse Width $=300 \mu \mathrm{~s}$, Duty Cycle $=2 \%$.

MAIN MOSFET ELECTRICAL CHARACTERISTICS (continued) ( $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic |  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC CHARACTERISTICS (Note 6) |  |  |  |  |  |  |
| Input Capacitance | $\left(\mathrm{V}_{\mathrm{DS}}=6.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | $\mathrm{C}_{\text {iss }}$ | - | 1380 | 1500 | pF |
| Output Capacitance |  | $\mathrm{C}_{\text {oss }}$ | - | 870 | 1000 |  |
| Transfer Capacitance |  | $\mathrm{C}_{\text {rss }}$ | - | 275 | 350 |  |

SWITCHING CHARACTERISTICS (Note 6)

| Turn-On Delay Time | $\begin{gathered} \left(\mathrm{V}_{\mathrm{DD}}=6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2.0 \mathrm{~A},\right. \\ \left.\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=2.5 \Omega\right) \end{gathered}$ | $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ | - | 12 | 14 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Time |  | $\mathrm{t}_{\mathrm{r}}$ | - | 15 | 18 |  |
| Turn-Off Delay Time |  | $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | - | 17 | 20 |  |
| Fall Time |  | $\mathrm{t}_{\mathrm{f}}$ | - | 6.0 | 8.0 |  |
| Turn-On Delay Time | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DD}}=6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2.0 \mathrm{~A},\right. \\ & \left.\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=2.5 \Omega\right) \end{aligned}$ | $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ | - | 8.5 | 11 | ns |
| Rise Time |  | $\mathrm{t}_{\mathrm{r}}$ | - | 15 | 20 |  |
| Turn-Off Delay Time |  | $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | - | 22.5 | 27 |  |
| Fall Time |  | $\mathrm{t}_{\mathrm{f}}$ | - | 6.5 | 9.0 |  |
| Gate Charge | $\left(\mathrm{V}_{\mathrm{DS}}=6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=4.5 \mathrm{~V}\right)$ | $\mathrm{Q}_{\mathrm{T}}$ | - | 11 | 14 | nC |
|  |  | $\mathrm{Q}_{\mathrm{G}(\mathrm{th})}$ | - | 1.7 | 2.5 |  |
|  |  | $\mathrm{Q}_{\mathrm{gs}}$ | - | 3.5 | 4.5 |  |
|  |  | $\mathrm{Q}_{\mathrm{gd}}$ | - | 3.6 | 4.3 |  |
| Gate Charge | $\left(\mathrm{V}_{\mathrm{DS}}=6.0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=2.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=10 \mathrm{~V}\right)$ | $\mathrm{Q}_{\mathrm{T}}$ | - | 23.5 | 25 | nC |
|  |  | $Q_{G(t h)}$ | - | 4.4 | 5.5 |  |
|  |  | $\mathrm{Q}_{\mathrm{gs}}$ | - | 5.6 | 10 |  |
|  |  | $\mathrm{Q}_{\mathrm{gd}}$ | - | 2.5 | 7.0 |  |

SOURCE-DRAIN DIODE CHARACTERISTICS

| Forward On-Voltage (Notes 5 \& 6) | $\begin{gathered} \left(\mathrm{I}_{\mathrm{S}}=6.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}\right) \\ \left(\mathrm{I}_{\mathrm{S}}=6.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=175^{\circ} \mathrm{C}\right) \end{gathered}$ | $\mathrm{V}_{\mathrm{SD}}$ | - | $\begin{aligned} & 0.80 \\ & 0.57 \end{aligned}$ | $1.1$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reverse Recovery Time (Note 6) | $\left(\mathrm{l}_{\mathrm{S}}=3.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{dl}_{\mathrm{S}} / \mathrm{dt}=100 \mathrm{~A} / \mathrm{\mu S}\right)$ | $\mathrm{trr}^{\text {r }}$ | - | 42 | 55 | ns |
|  |  | $\mathrm{ta}_{\mathrm{a}}$ | - | 19.5 | 25 |  |
|  |  | $t_{b}$ | - | 22.5 | 30 |  |
| Reverse Recovery Stored Charge (Note 6) |  | QRR | - | 0.042 | 0.06 | $\mu \mathrm{C}$ |

5. Pulse Test: Pulse Width $\leq 300 \mu \mathrm{~s}$, Duty Cycle $\leq 2 \%$.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL ELECTRICAL CHARACTERISTICS


Figure 1. On-Region Characteristics

Figure 3. Transfer Characteristics


Figure 5. On-Resistance versus Drain Current and Temperature


Figure 2. On-Region Characteristics


Figure 4. On-Resistance versus Drain Current and Temperature


Figure 6. On-Resistance versus Gate Voltage and Temperature


Figure 7. On-Resistance Variation with Temperature


Figure 9. Current Ratio versus R SENSE


Figure 11. $\mathrm{I}_{\text {RATIO }}$ versus $\mathrm{V}_{\text {SOURCE }}$


Figure 8. Drain-To-Source Leakage Current versus Voltage


Figure 10. Current Ratio versus $\mathrm{V}_{\mathrm{GS}}$


Figure 12. Current Ratio versus $V_{\text {SENSE }}$

## POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta \mathrm{t})$ are determined by how fast the FET input capacitance can be charged by current from the generator.
The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current $\left(\mathrm{I}_{\mathrm{G}(\mathrm{AV})}\right)$ can be made from a rudimentary analysis of the drive circuit so that
$\mathrm{t}=\mathrm{Q} / \mathrm{I}_{\mathrm{G}(\mathrm{AV})}$
During the rise and fall time interval when switching a resistive load, $\mathrm{V}_{\mathrm{GS}}$ remains virtually constant at a level known as the plateau voltage, $\mathrm{V}_{\text {SGP. }}$. Therefore, rise and fall times may be approximated by the following:
$\mathrm{t}_{\mathrm{r}}=\mathrm{Q}_{2} \times \mathrm{R}_{\mathrm{G}} /\left(\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{GSP}}\right)$
$\mathrm{t}_{\mathrm{f}}=\mathrm{Q}_{2} \times \mathrm{R}_{\mathrm{G}} / \mathrm{V}_{\mathrm{GSP}}$
where
$\mathrm{V}_{\mathrm{GG}}=$ the gate drive voltage, which varies from zero to $\mathrm{V}_{\mathrm{GG}}$
$\mathrm{R}_{\mathrm{G}}=$ the gate drive resistance
and $\mathrm{Q}_{2}$ and $\mathrm{V}_{\mathrm{GSP}}$ are read from the gate charge curve.
During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

The capacitance $\left(\mathrm{C}_{\mathrm{iss}}\right)$ is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ and is read at a voltage corresponding to the on-state when calculating $\mathrm{t}_{\mathrm{d}(\mathrm{off})}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.

```
\(\mathrm{t}_{\mathrm{d}(\mathrm{on})}=\mathrm{R}_{\mathrm{G}} \mathrm{C}_{\text {iss }}\) In \(\left[\mathrm{V}_{\mathrm{GG}} /\left(\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{GSP}}\right)\right]\)
\(\mathrm{t}_{\mathrm{d}(\mathrm{off})}=\mathrm{R}_{\mathrm{G}} \mathrm{C}_{\mathrm{iss}} \operatorname{In}\left(\mathrm{V}_{\mathrm{GG}} / \mathrm{V}_{\mathrm{GSP}}\right)\)
```



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)
Figure 13. Capacitance Variation


Figure 14. Gate-To-Source and Drain-To-Source Voltage versus Total Charge

## DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, $\mathrm{t}_{\mathrm{rr}}$, due to the storage of minority carrier charge, $\mathrm{Q}_{\mathrm{RR}}$, as shown in the typical reverse recovery wave form of Figure 15. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short $t_{r r}$ and low $Q_{R R}$ specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by
high di/dts. The diode's negative di/dt during $\mathrm{t}_{\mathrm{a}}$ is directly controlled by the device clearing the stored charge. However, the positive $\mathrm{di} / \mathrm{dt}$ during $\mathrm{t}_{\mathrm{b}}$ is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of $t_{b} / t_{a}$ serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter $\mathrm{t}_{\mathrm{rr}}$ ), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.


Figure 15. Diode Reverse Recovery Waveform


Figure 16. Diode Forward Voltage versus Current

## SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain-to-source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature $\left(\mathrm{T}_{\mathrm{C}}\right)$ of $25^{\circ} \mathrm{C}$. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current ( $\mathrm{I}_{\mathrm{DM}}$ ) nor rated voltage ( $\mathrm{V}_{\mathrm{DSS}}$ ) is exceeded, and that the transition time ( $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ ) does not exceed $10 \mu \mathrm{~s}$. In addition the


Figure 17. Maximum Rated Forward Biased Safe Operating Area
total power averaged over a complete switching cycle must not exceed $\left(\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}-\mathrm{T}_{\mathrm{C}}\right) /\left(\mathrm{R}_{\theta \mathrm{JJC}}\right)$.

A power MOSFET designated E-FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non-linearly with an increase of peak current in avalanche and peak junction temperature.


Figure 18. Maximum Avalanche Energy versus Starting Junction Temperature

## PACKAGE DIMENSIONS

PLLP4
CASE 508AA-01
ISSUE O


NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994
2. DIMENSIONS IN MILLIMETERS
3. TOLERANCES: $\pm 0.10 \mathrm{MM}$.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 1.750 | 1.950 |
| A1 | 0.000 | 0.050 |
| A3 | 0.254 REF |  |
| B | 0.500 | 0.700 |
| D | 6.200 BSC |  |
| D1 | 3.979 | 4.179 |
| E | 5.200 BSC |  |
| E1 | 4.087 | 4.287 |
| e | 1.905 BSC |  |
| F | 1.860 | 1.880 |
| G | 0.500 | 0.700 |
| H | 0.379 REF |  |
| H1 | 0.635 REF |  |
| H2 | 0.507 REF |  |
| J | 0.404 REF |  |
| J1 | 0.507 REF |  |

[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and 0 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
    "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
    operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

