Universal 4-Bit Shift Register

The SN74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all ON Semiconductor TTL products.

- Typical Shift Right Frequency of 39 MHz
- Asynchronous Master Reset
- J, \overline{K} Inputs to First Stage
- Fully Synchronous Serial or Parallel Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects



ON Semiconductor™

http://onsemi.com

LOW POWER SCHOTTKY

Symbol	Parameter	Min	Тур	Max	Unit	
V_{CC}	Supply Voltage	4.75	5.0	5.25	V	
T _A	Operating Ambient Temperature Range	0	25	70	°C	colum
I _{OH}	Output Current – High			-0.4	mA	B CUN
I _{OL}	Output Current – Low			8.0	mA), 2. C
	O PLEA		PE	ENT.	ALLA	0
	Q *					Device
						SN74LS195
						SN74LS195
						SN74LS195

GUARANTEED OPERATING RANGES

CASE 648


PLASTIC N SUFFIX

6 SOIC D SUFFIX CASE 751B

ORDERING INFORMATION

Device	Package	Shipping			
SN74LS195AN	16 Pin DIP	2000 Units/Box			
SN74LS195AD	SOIC-16	38 Units/Rail			
SN74LS195ADR2	SOIC-16	2500/Tape & Reel			

CONNECTION DIAGRAM DIP (TOP VIEW)





NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

		LOADING	(Note a)	
PIN NAMES		HIGH	LOW	
PE	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.	
P ₀ - P ₃	Parallel Data Inputs	0.5 U.L.	0.25 U.L.	
J	First Stage J (Active HIGH) Input	0.5 U.L.	0.25 U.L.	0
K	First Stage K (Active LOW) Input	0.5 U.L.	0.25 U.L.	
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.	XU
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.	Ċ
Q ₀ - Q ₃	Parallel Outputs	10 U.L.	5 U.L.	$\mathbf{\nabla}$
\overline{Q}_3	Complementary Last Stage Output	10 U.L.	5 U.L.	5 2

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.





FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right $(Q_0 \rightarrow Q_1)$ and parallel load which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q_0 via the J and \overline{K} inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow$ $Q_2 \rightarrow Q_3$ following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the PE input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs P₀, P₁, P₂, P₃ is transferred to the respective Q₀, Q₁, Q₂, Q₃ outputs following the LOW to HIGH clock transition. Shift left operations (Q₃ \rightarrow [Q₂) can be achieved by tying the Q_n Outputs to the P_{n-1} inputs and holding the <u>PE</u> input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, \overline{K} , P_n and \overline{PE} inputs for logic operation — except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (\overline{MR}) input sets all Q outputs LOW, independent of any other input condition.

OPERATING MODES		11	IPUTS			OUTPUTS				
OPERATING MODES	MR	PE	J	K	Pn	Q ₀	Q ₁	Q ₂	Q_3	\overline{Q}_3
Asynchronous Reset	L	Х	Х	Х	Х	L	L	L	L	Н
Shift, Set First Stage	Н	h	h	h	Х	Н	q ₀	q ₁	q ₂	q ₂
Shift, Reset First	Н	h	I.	1	Х	L	q ₀	q ₁	q_2	\overline{q}_2
Shift, Toggle First Stage	Н	h	h	1	Х	q ₀	q ₀	q ₁	q_2	\overline{q}_2
Shift, Retain First Stage	Н	h	I	h	Х	q ₀	q ₀	q 1	q_2	q ₂
Parallel Load	Н	-	Х	Х	p _n	p ₀	P1	p ₂	p ₃	p ₃

MODE SELECT — TRUTH TABLE

L = LOW voltage levels

H = HIGH voltage levels

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

 $p_n (q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

			Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions	
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V _{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
V _{OH}	Output HIGH Voltage	2.7	3.5		V	V_{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table		
			0.25	0.4	V	I _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V _{OL}	Output LOW Voltage		0.35	0.5	V	l _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table	
1				20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V		
IIH	Input HIGH Current			0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V	
IIL	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V		
I _{OS}	Short Circuit Current (Note 1)	-20		-100	mA	V _{CC} = MAX		
I _{CC}	Power Supply Current			21	mA	V _{CC} = MAX	2	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS ($T_A = 25^{\circ}C$)

lote 1: Not more than one output should be shorted at a time, nor for more than 1 second. C CHARACTERISTICS ($T_A = 25^{\circ}C$)										
				Limits						
Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions			
f _{MAX}	Maximum Clock Frequency		30	39	2	MHz				
t _{PLH} t _{PHL}	Propagation Delay, Clock to Output			14 17	22 26	ns	V _{CC} = 5.0 V C _L = 15 pF			
t _{PHL}	Propagation Delay, MR to Output			19	30	ns				
AC SETUP REQUIREMENTS (T _A = 25°C)										

AC SETUP REQUIREMENTS (T_A = 25°C)

			Limits		
Symbol	Parameter	Min	Тур Ма	x Unit	Test Conditions
t _W	CP Clock Pulse Width	16		ns	
t _W	MR Pulse Width	12		ns	
t _s	PE Setup Time	25		ns	
t _s	Data Setup Time	15		ns	V _{CC} = 5.0 V
t _{rec}	Recovery Time	25		ns	
t _{rel}	PE Release Time		10) ns]
t _h	Data Hold Time	0		ns	

DEFINITIONS OF TERMS

SETUP TIME(t_s) —is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure

continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.


RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS


The shaded areas indicate when the input is permitted to change for predictable output performance.



PACKAGE DIMENSIONS



D SUFFIX PLASTIC SOIC PACKAGE CASE 751B-05 ISSUE J



ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use patent solut. Cwas negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative