

FTX512K4

Block Guide

V01.05

Original Release Date: 20 JUN 2003
Revised: 1 DEC 2003

Motorola, Inc.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

©Motorola, Inc., 2001

Revision History

Version Number	Revision Date	Effective Date	Author	Description of Changes
01.00	20 JUN 03	20 JUN 03		Initial Version
01.01	07JUL03			Modify Erase Verify Command Flow diagram. Modify Mass Erase Command Flow diagram. Minor text edits.
01.02	05SEP03			Add MRGN bits to FTSTMOD register. Modify Register addressing. Modify Data Compression description.
01.03	28OCT03			Rename MRGN bits to MRDS in FTSTMOD register. Reformat register address offsets.
01.04	30OCT03			Remove reference to command write sequence abort method.
01.05	01DEC03			Minor edits.

Table of Contents

Section 1 Introduction

1.1	Overview	11
1.1.1	Glossary	11
1.2	Features	11
1.3	Modes of Operation	12
1.4	Block Diagram	12

Section 2 External Signal Description

2.1	Overview	14
-----	--------------------	----

Section 3 Memory Map and Registers

3.1	Overview	15
3.2	Module Memory Map	15
3.3	Register Descriptions	18
3.3.1	FCLKDIV — Flash Clock Divider Register	18
3.3.2	FSEC — Flash Security Register	18
3.3.3	FTSTMOD — Flash Test Mode Register	19
3.3.4	FCNFG — Flash Configuration Register	20
3.3.5	FPROT — Flash Protection Register	21
3.3.6	FSTAT — Flash Status Register	25
3.3.7	FCMD — Flash Command Register	27
3.3.8	FCTL — Flash Control Register	27
3.3.9	FADDR — Flash Address Registers	28
3.3.10	FDATA — Flash Data Registers	28
3.3.11	RESERVED1	29
3.3.12	RESERVED2	29
3.3.13	RESERVED3	30
3.3.14	RESERVED4	30

Section 4 Functional Description

4.1	Flash Command Operations	31
4.1.1	Writing the FCLKDIV Register	31
4.1.2	Command Write Sequence	34

- 4.1.3 Flash Commands 34
- 4.1.4 Illegal Flash Operations 45
- 4.2 Wait Mode 46
- 4.3 Stop Mode 47
- 4.4 Background Debug Mode. 47
- 4.5 Flash Module Security 47
 - 4.5.1 Unsecuring the MCU using the Backdoor Key Access 47
 - 4.5.2 Unsecuring the MCU in Special Single Chip Mode via the BDM 48
- 4.6 Resets 49
 - 4.6.1 Flash Reset Sequence. 49
 - 4.6.2 Reset While Flash Command Active 49
- 4.7 Interrupts 49
 - 4.7.1 Description of Flash Interrupt Operation 50

List of Figures

Figure 1-1	Module Block Diagram.	13
Figure 3-1	Flash Memory Map	16
Figure 3-2	Flash Clock Divider Register (FCLKDIV).	18
Figure 3-3	Flash Security Register (FSEC).	18
Figure 3-4	Flash Test Mode Register (FTSTMOD).	20
Figure 3-5	Flash Configuration Register (FCNFG)	21
Figure 3-6	Flash Protection Register (FPROT).	21
Figure 3-7	Flash Protection Scenarios	24
Figure 3-8	Flash Status Register (FSTAT)	25
Figure 3-9	Flash Command Register (FCMD)	27
Figure 3-10	Flash Control Register (FCTL).	27
Figure 3-11	Flash Address High Register (FADDRHI)	28
Figure 3-12	Flash Address Low Register (FADDRLO)	28
Figure 3-13	Flash Data High Register (FDATAHI)	29
Figure 3-14	Flash Data Low Register (FDATALO)	29
Figure 3-15	RESERVED1.	29
Figure 3-16	RESERVED2.	30
Figure 3-17	RESERVED3.	30
Figure 3-18	RESERVED4.	30
Figure 4-1	Determination Procedure for PRDIV8 and FDIV Bits	33
Figure 4-2	Example Erase Verify Command Flow	36
Figure 4-3	Example Data Compress Command Flow.	38
Figure 4-4	Example Program Command Flow	40
Figure 4-5	Example Sector Erase Command Flow.	42
Figure 4-6	Example Mass Erase Command Flow.	43
Figure 4-7	Example Sector Erase Abort Command Flow	45
Figure 4-8	Flash Interrupt Implementation	50

List of Tables

Table 3-1	Flash Configuration Field	15
Table 3-2	Flash Register Map	17
Table 3-3	Flash KEYEN States	19
Table 3-4	Flash Security States	19
Table 3-5	FTSTMOD Margin Read Settings	20
Table 3-6	Flash Protection Function	22
Table 3-7	Flash Protection Higher Address Range	23
Table 3-8	Flash Protection Lower Address Range	23
Table 3-9	Flash Protection Scenario Transitions	25
Table 3-10	Valid Flash Command List	27
Table 4-1	Flash Command Description	34
Table 4-2	Flash Interrupt Sources	49

Section 1 Introduction

1.1 Overview

This document describes the FTX512K4 module which includes a 512K byte Flash (Non-Volatile) memory. The Flash memory may be read as either bytes, aligned words or misaligned words. Read access time is one bus cycle for bytes and aligned words, and two bus cycles for misaligned words.

The Flash memory is ideal for program and data storage for single-supply applications allowing for field reprogramming without requiring external voltage sources for program or erase. Program and erase functions are controlled by a command driven interface. The Flash module supports both block erase and sector erase. An erased bit reads '1' and a programmed bit reads '0'. The high voltage required to program and erase the Flash memory is generated internally. It is not possible to read from a Flash block while it is being erased or programmed.

NOTE: *A Flash word must be erased before being programmed. Cumulative programming of bits within a Flash word is not allowed.*

1.1.1 Glossary

Command Write Sequence

A three-step MCU instruction sequence to execute built-in algorithms (including program and erase) on the Flash memory.

1.2 Features

- 512K bytes of Flash memory comprised of four 128K byte blocks with each block divided into 128 sectors of 1024 bytes.
- Automated program and erase algorithm.
- Interrupts on Flash command completion, command buffer empty.
- Fast sector erase and word program operation.
- 2-stage command pipeline for faster multi-word program times.
- Sector erase abort feature for critical interrupt response.
- Flexible protection scheme to prevent accidental program or erase.
- Single power supply for all Flash operations including program and erase.
- Security feature to prevent unauthorized access to the Flash memory.
- Code integrity check using built-in data compression.

1.3 Modes of Operation

- Program, erase, erase verify, and data compress operations (please refer to section **4.1** for details).

1.4 Block Diagram

A block diagram of the Flash module is shown in **Figure 1-1**.




Figure 1-1 Module Block Diagram

Section 2 External Signal Description

2.1 Overview

The Flash module contains no signals that connect off-chip.

Section 3 Memory Map and Registers

3.1 Overview

This section describes the memory map and registers for the Flash module.

3.2 Module Memory Map

The Flash memory map is shown in **Figure 3-1**. The HCS12X architecture places the Flash memory addresses between global addresses \$78_0000 and \$7F_FFFF. The FPROT register, described in section **3.3.5**, can be set to protect regions in the Flash memory from accidental program or erase. Three separate memory regions, one growing upward from global address \$7F_8000 in the Flash memory (called the lower region), one growing downward from global address \$7F_FFFF in the Flash memory (called the higher region), and the remaining addresses in the Flash memory, can be activated for protection. The Flash memory addresses covered by these protectable regions are shown in the Flash memory map. The higher address region is mainly targeted to hold the boot loader code since it covers the vector space. The lower address region can be used for EEPROM emulation in an MCU without an EEPROM module since it can be left unprotected while the remaining addresses are protected from program or erase. Default protection settings as well as security information that allows the MCU to restrict access to the Flash module are stored in the Flash configuration field as described in **Table 3-1**.

Table 3-1 Flash Configuration Field

Global Address	Size (bytes)	Description
\$7F_FF00 - \$7F_FF07	8	Backdoor Comparison Key Refer to Section 4.5.1 Unsecuring the MCU using the Backdoor Key Access
\$7F_FF08 - \$7F_FF0C	5	Reserved
\$7F_FF0D	1	Flash Protection byte Refer to Section 3.3.5 FPROT — Flash Protection Register
\$7F_FF0E	1	Flash Non-Volatile byte Refer to Section 3.3.8 FCTL — Flash Control Register
\$7F_FF0F	1	Flash Security byte Refer to Section 3.3.2 FSEC — Flash Security Register




Figure 3-1 Flash Memory Map

The Flash module also contains a set of 16 control and status registers located between Flash register address offsets \$_00 and \$_0F. A summary of the Flash module registers is given in **Table 3-2** while their accessibility is detailed in section **3.3**.

Table 3-2 Flash Register Map

Address Offset	Register Name	Normal Mode Access
\$_00	Flash Clock Divider Register (FCLKDIV)	R/W
\$_01	Flash Security Register (FSEC)	R
\$_02	Flash Test Mode Register (FTSTMOD)	R/W
\$_03	Flash Configuration Register (FCNFG)	R/W
\$_04	Flash Protection Register (FPROT)	R/W
\$_05	Flash Status Register (FSTAT)	R/W
\$_06	Flash Command Register (FCMD)	R/W
\$_07	Flash Control Register (FCTL)	R
\$_08	Flash High Address Register (FADDRHI) ¹	R
\$_09	Flash Low Address Register (FADDRLO) ¹	R
\$_0A	Flash High Data Register (FDATAHI)	R
\$_0B	Flash Low Data Register (FDATALO)	R
\$_0C	RESERVED1 ¹	R
\$_0D	RESERVED2 ¹	R
\$_0E	RESERVED3 ¹	R
\$_0F	RESERVED4 ¹	R

NOTES:

1. Intended for factory test purposes only.

NOTE: *Register Address = Flash Control Register Base Address + Address Offset, where the Flash Control Register Base Address is defined at the MCU level and the Address Offset is defined at the Flash module level.*

3.3 Register Descriptions

3.3.1 FCLKDIV — Flash Clock Divider Register

The FCLKDIV register is used to control timed events in program and erase algorithms.




Figure 3-2 Flash Clock Divider Register (FCLKDIV)

All bits in the FCLKDIV register are readable, bits 6-0 are write once and bit 7 is not writable.

FDIVLD — Clock Divider Loaded.

- 1 = Register has been written to since the last reset.
- 0 = Register has not been written.

PRDIV8 — Enable Prescaler by 8.

- 1 = Enables a prescaler by 8, to divide the oscillator clock before feeding into the clock divider.
- 0 = The oscillator clock is directly fed into the FCLKDIV divider.

FDIV[5:0] — Clock Divider Bits.

The combination of PRDIV8 and FDIV[5:0] effectively divides the Flash module input oscillator clock down to a frequency of 150kHz - 200kHz. The maximum divide ratio is 512. Please refer to section 4.1.1 for more information.

3.3.2 FSEC — Flash Security Register

The FSEC register holds all bits associated with the security of the MCU and Flash module.




Figure 3-3 Flash Security Register (FSEC)

All bits in the FSEC register are readable but are not writable.

The FSEC register is loaded from the Flash Configuration Field at address \$7F_FF0F during the reset sequence, indicated by “F” in **Figure 3-3**.

KEYEN[1:0]— Backdoor Key Security Enable Bits.

The KEYEN[1:0] bits define the enabling of backdoor key access to the Flash module as shown in **Table 3-3**.

Table 3-3 Flash KEYEN States

KEYEN[1:0]	Status of Backdoor Key Access
00	DISABLED
01	DISABLED ¹
10	ENABLED
11	DISABLED

NOTES:

1. Preferred KEYEN state to disable Backdoor Key Access.

RNV[5:2] — Reserved Non-Volatile Bits.

The RNV[5:2] bits should remain in the erased “1” state for future enhancements.

SEC[1:0] — Flash Security Bits.

The SEC[1:0] bits define the security state of the MCU as shown in **Table 3-4**. If the Flash module is unsecured using backdoor key access, the SEC bits are forced to “10”.

Table 3-4 Flash Security States

SEC[1:0]	Status of Security
00	SECURED
01	SECURED ¹
10	UNSECURED
11	SECURED

NOTES:

1. Preferred SEC state to set MCU to secured state.

The security function in the Flash module is described in section **4.5**.

3.3.3 FTSTMOD — Flash Test Mode Register

The FTSTMOD register is used to control Flash test features.

Address Offset: \$_02




Figure 3-4 Flash Test Mode Register (FTSTMOD)

MRDS bits are readable and writable while all remaining bits read zero and are not writable in normal mode. The WRALL bit is writable only in special mode to simplify mass erase and erase verify operations. All other bits in the FTSTMOD register must be written to zero.

MRDS[1:0] — Margin Read Setting

The MRDS bits are used to set the sense-amp margin level for reads of the Flash array.

Table 3-5 FTSTMOD Margin Read Settings

MRDS[1:0]	Margin Read Setting
00	Normal
01	Program Margin ¹
10	Erase Margin ²
11	Normal

NOTES:

- Flash array reads will be sensitive to program margin.
- Flash array reads will be sensitive to erase margin.

WRALL — Write to all register banks.

If the WRALL bit is set, all banked FDATA registers sharing the same register address will be written simultaneously during a register write.

1 = Write to all FDATA register banks.

0 = Write only to the FDATA register bank selected via BKSEL.

3.3.4 FCNFG — Flash Configuration Register

The FCNFG register enables the Flash interrupts and gates the security backdoor writes.

Address Offset: \$_03



Figure 3-5 Flash Configuration Register (FCNFG)

KEYACC is only writable if KEYEN (see 3.3.2 FSEC — Flash Security Register) is set to the enabled state.

CBEIE — Command Buffer Empty Interrupt Enable.

The CBEIE bit enables an interrupt in case of an empty command buffer in the Flash module.

1 = An interrupt will be requested whenever the CBEIF flag (see 3.3.6 FSTAT — Flash Status Register) is set.

0 = Command Buffer Empty interrupt disabled.

CCIE — Command Complete Interrupt Enable.

The CCIE bit enables an interrupt in case all commands have been completed in the Flash module.

1 = An interrupt will be requested whenever the CCIF flag (see 3.3.6 FSTAT — Flash Status Register) is set.

0 = Command Complete interrupt disabled.

KEYACC — Enable Security Key Writing.

1 = Writes to Flash array are interpreted as keys to open the backdoor. Reads of the Flash array return invalid data.

0 = Flash writes are interpreted as the start of a command write sequence.

3.3.5 FPROT — Flash Protection Register

The FPROT register defines which Flash sectors are protected against program or erase operations.

Address Offset: \$_04




Figure 3-6 Flash Protection Register (FPROT)

All bits in the FPROT register are readable and writable with restrictions (see **3.3.5.1 Flash Protection Restrictions**) except for RNV[6] which is only readable.

During the reset sequence, the FPROT register is loaded from the Flash Configuration Field at global address \$7F_FF0D. To change the Flash protection that will be loaded during the reset sequence, the upper sector of the Flash memory must be unprotected, then the Flash Protect/Security byte located as described in **Table 3-1** must be reprogrammed.

Trying to alter data in any protected area in the Flash memory will result in a protection violation error and the PVIOL flag will be set in the FSTAT register. The mass erase of a Flash block is not possible if any of the Flash sectors contained in the Flash block are protected.

FPOPEN — This bit determines the protection function for program or erase as shown in **Table 3-6**.

When FPOPEN is set, the FPHDIS and FPLDIS bits enable protection for the address range specified by the corresponding FP[1:0] and FPL[1:0] bits.

When FPOPEN is clear, the FPHDIS and FPLDIS bits define unprotected address ranges as specified by the corresponding FP[1:0] and FPL[1:0] bits. For an MCU without an EEPROM module, the FPOPEN clear state allows the main part of the Flash block to be protected while a small address range can remain unprotected for EEPROM emulation.

Table 3-6 Flash Protection Function

FPOPEN	FPHDIS	FPLDIS	Function ¹
1	1	1	No Protection
1	1	0	Protected Low Range
1	0	1	Protected High Range
1	0	0	Protected High and Low Ranges
0	1	1	Full Flash memory Protected
0	1	0	Unprotected Low Range
0	0	1	Unprotected High Range
0	0	0	Unprotected High and Low Ranges

NOTES:

1. For range sizes, refer to **Table 3-7** and **Table 3-8**.

RNV[6] — Reserved Non-Volatile Bit.

The RNV[6] bit should remain in the erased state “1” for future enhancements.

FPHDIS — Flash Protection Higher address range Disable.

The FPHDIS bit determines whether there is a protected/unprotected area in a specific region of the Flash memory ending with global address \$7F_FFFF.

1 = Protection/Unprotection disabled.

0 = Protection/Unprotection enabled.

FPHS[1:0] — Flash Protection Higher Address Size.

The FPHS[1:0] bits determine the size of the protected/unprotected area as shown in **Table 3-7**. The FPHS[1:0] bits can only be written to while the FPHDIS bit is set.

Table 3-7 Flash Protection Higher Address Range

FPHS[1:0]	Global Address Range	Protected Size
00	\$7F_F800-\$7F_FFFF	2K bytes
01	\$7F_F000-\$7F_FFFF	4K bytes
10	\$7F_E000-\$7F_FFFF	8K bytes
11	\$7F_C000-\$7F_FFFF	16K bytes

FPLDIS — Flash Protection Lower address range Disable.

The FPLDIS bit determines whether there is a protected/unprotected area in a specific region of the Flash memory beginning with global address \$7F_8000.

1 = Protection/Unprotection disabled.

0 = Protection/Unprotection enabled.

FPLS[1:0] — Flash Protection Lower Address Size.

The FPLS[1:0] bits determine the size of the protected/unprotected area as shown in **Table 3-8**. The FPLS[1:0] bits can only be written to while the FPLDIS bit is set.

Table 3-8 Flash Protection Lower Address Range

FPLS[1:0]	Global Address Range	Protected Size
00	\$7F_8000-\$7F_83FF	1K bytes
01	\$7F_8000-\$7F_87FF	2K bytes
10	\$7F_8000-\$7F_8FFF	4K bytes
11	\$7F_8000-\$7F_9FFF	8K bytes

All possible Flash protection scenarios are shown in **Figure 3-7**. Although the protection scheme is loaded from the Flash array at global address \$7F_FF0D during the reset sequence, it can be changed by the user. This protection scheme can be used by applications requiring re-programming in single chip mode while providing as much protection as possible if re-programming is not required.

3.3.5.1 Flash Protection Restrictions

The general guideline is that Flash protection can only be added and not removed. **Table 3-9** specifies all valid transitions between Flash protection scenarios. Any attempt to write an invalid scenario to the FPROT register will be ignored and the FPROT register will remain unchanged. The contents of the FPROT register reflect the active protection scenario. See the FPHS and FPLS descriptions for additional restrictions.

Table 3-9 Flash Protection Scenario Transitions

From Protection Scenario	To Protection Scenario ¹							
	0	1	2	3	4	5	6	7
0	X	X	X	X				
1		X		X				
2			X	X				
3				X				
4				X	X			
5			X	X	X	X		
6		X		X	X		X	
7	X	X	X	X	X	X	X	X

NOTES:

1. Allowed transitions marked with "X".

3.3.6 FSTAT — Flash Status Register

The FSTAT register defines the operational status of the module.

Address Offset: \$_05

	7	6	5	4	3	2	1	0
R	CBEIF	CCIF	PVIOL	ACCERR	0	BLANK	0	0
W								
Reset:	1	1	0	0	0	0	0	0

 = Unimplemented or Reserved

Figure 3-8 Flash Status Register (FSTAT)

CBEIF, PVIOL and ACCERR are readable and writable, CCIF and BLANK are readable and not writable, remaining bits read zero and are not writable.

CBEIF — Command Buffer Empty Interrupt Flag.

The CBEIF flag indicates that the address, data and command buffers are empty so that a new command write sequence can be started. The CBEIF flag is cleared by writing a “1” to CBEIF. Writing a “0” to the CBEIF flag has no effect on CBEIF. Writing a “0” to CBEIF after writing an aligned word to the Flash address space but before CBEIF is cleared will abort a command write sequence and cause the ACCERR flag to be set. Writing a “0” to CBEIF outside of a command write sequence will not set the ACCERR flag. The CBEIF flag is used together with the CBEIE bit in the FCNFG register to generate an interrupt request (see **Figure 4-8**).

- 1 = Buffers are ready to accept a new command.
- 0 = Buffers are full.

CCIF — Command Complete Interrupt Flag.

The CCIF flag indicates that there are no more commands pending. The CCIF flag is cleared when CBEIF is clear and sets automatically upon completion of all active and pending commands. The CCIF flag does not set when an active commands completes and a pending command is fetched from the command buffer. Writing to the CCIF flag has no effect on CCIF. The CCIF flag is used together with the CCIE bit in the FCNFG register to generate an interrupt request (see **Figure 4-8**).

- 1 = All commands are completed.
- 0 = Command in progress.

PVIOL — Protection Violation Flag.

The PVIOL flag indicates an attempt was made to program or erase an address in a protected area of the Flash memory during a command write sequence. The PVIOL flag is cleared by writing a “1” to PVIOL. Writing a “0” to the PVIOL flag has no effect on PVIOL. While PVIOL is set, it is not possible to launch a command or start a command write sequence.

- 1 = A protection violation has occurred.
- 0 = No failure.

ACCERR — Access Error Flag.

The ACCERR flag indicates an illegal access has occurred to the Flash memory caused by either a violation of the command write sequence (see section **4.1.2**), issuing an illegal Flash command (see **Table 3-10**), launching the sector erase abort command terminating a sector erase operation early (see section **4.1.3.6**) or the execution of a CPU STOP instruction while a command is executing (CCIF=0). The ACCERR flag is cleared by writing a “1” to ACCERR. Writing a “0” to the ACCERR flag has no effect on ACCERR. While ACCERR is set, it is not possible to launch a command or start a command write sequence. If ACCERR is set by an erase verify operation or a data compress operation, any buffered command will not launch.

- 1 = Access error has occurred.
- 0 = No access error detected.

BLANK — Flag indicating the erase verify operation status.

When the CCIF flag is set after completion of an erase verify command, the BLANK flag indicates the result of the erase verify operation. The BLANK flag is cleared by the Flash module when CBEIF is cleared as part of a new valid command write sequence. Writing to the BLANK flag has no effect on BLANK.

- 1 = Flash block verified as erased.
- 0 = Flash block verified as not erased.

3.3.7 FCMD — Flash Command Register

The FCMD register is the Flash command register.




Figure 3-9 Flash Command Register (FCMD)

All CMDB bits are readable and writable during a command write sequence while bit 7 reads zero and is not writable.

CMDB[6:0] — Valid Flash commands are shown in **Table 3-10**. Writing any command other than those listed in **Table 3-10** sets the ACCERR flag in the FSTAT register.

Table 3-10 Valid Flash Command List

CMDB[6:0]	Command
\$05	Erase Verify
\$06	Data Compress
\$20	Word Program
\$40	Sector Erase
\$41	Mass Erase
\$47	Sector Erase Abort

3.3.8 FCTL — Flash Control Register

The FCTL register is the Flash control register.




Figure 3-10 Flash Control Register (FCTL)

All bits in the FCTL register are readable but are not writable.

The FCTL register is loaded from the Flash Configuration Field byte at global address \$7F_FF0E during the reset sequence, indicated by “F” in **Figure 3-10**.

NV[7:0] — Non-Volatile Bits.

The NV[7:0] bits are available as non-volatile bits. Refer to the Device User Guide for proper use of the NV bits.

3.3.9 FADDR — Flash Address Registers

The FADDRHI and FADDRLO registers are the Flash address registers.




Figure 3-11 Flash Address High Register (FADDRHI)




Figure 3-12 Flash Address Low Register (FADDRLO)

All FADDRHI and FADDRLO bits are readable but are not writable. After an array write as part of a command write sequence, the FADDR registers will contain the mapped MCU address written.

3.3.10 FDATA — Flash Data Registers

The FDATAHI and FDATALO registers are the Flash data registers.


Address Offset: `$_0A`

Figure 3-13 Flash Data High Register (FDATAHI)


Address Offset: `$_0B`

Figure 3-14 Flash Data Low Register (FDATALO)

All FDATAHI and FDATALO bits are readable but are not writable. At the completion of a data compress operation, the resulting 16-bit signature is stored in the FDATA registers. The data compression signature is readable in the FDATA registers until a new command write sequence is started.

3.3.11 RESERVED1

This register is reserved for factory testing and is not accessible.


Address Offset: `$_0C`

Figure 3-15 RESERVED1

All bits read zero and are not writable.

3.3.12 RESERVED2

This register is reserved for factory testing and is not accessible.

Address Offset: \$_0D

	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0
W								
Reset:	0	0	0	0	0	0	0	0

 = Unimplemented or Reserved

Figure 3-16 RESERVED2

All bits read zero and are not writable.

3.3.13 RESERVED3

This register is reserved for factory testing and is not accessible.

Address Offset: \$_0E

	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0
W								
Reset:	0	0	0	0	0	0	0	0

 = Unimplemented or Reserved

Figure 3-17 RESERVED3

All bits read zero and are not writable.

3.3.14 RESERVED4

This register is reserved for factory testing and is not accessible.

Address Offset: \$_0F

	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0
W								
Reset:	0	0	0	0	0	0	0	0

 = Unimplemented or Reserved

Figure 3-18 RESERVED4

All bits read zero and are not writable.

Section 4 Functional Description

4.1 Flash Command Operations

Write and read operations are both used for the program, erase, erase verify, erase abort, and data compress algorithms described in this section. The program and erase algorithms are controlled by a state machine whose timebase, FCLK, is derived from the oscillator clock via a programmable divider. The command register as well as the associated address and data registers operate as a buffer and a register (2-stage FIFO) so that a second command along with the necessary data and address can be stored to the buffer while the first command is still in progress. This pipelined operation allows a time optimization when programming more than one word on a specific row in the Flash block as the high voltage generation can be kept active in between two programming commands. The pipelined operation also allows a simplification of command launching. Buffer empty as well as command completion are signalled by flags in the Flash status register with interrupts generated, if enabled.

The next sections describe:

1. How to write the FCLKDIV register.
2. Command write sequences to program, erase, erase verify, erase abort, and data compress operations on the Flash memory.
3. Valid Flash commands.
4. Effects resulting from illegal Flash command write sequences or aborting Flash operations.

4.1.1 Writing the FCLKDIV Register

Prior to issuing any Flash command after a reset, the user is required to write the FCLKDIV register to divide the oscillator clock down to within the 150kHz to 200kHz range. Since the program and erase timings are also a function of the bus clock, the FCLKDIV determination must take this information into account.

If we define:

- FCLK as the clock of the Flash timing control block,
- Tbus as the period of the bus clock,
- INT(x) as taking the integer part of x (e.g. INT(4.323)=4),

then FCLKDIV register bits PRDIV8 and FDIV[5:0] are to be set as described in **Figure 4-1**.

For example, if the oscillator clock frequency is 950kHz and the bus clock frequency is 10MHz, FCLKDIV bits FDIV[5:0] should be set to "4" (000100) and bit PRDIV8 set to "0". The resulting FCLK frequency is then 190kHz. As a result, the Flash program and erase algorithm timings are increased over the optimum target by:

$$(200 - 190)/200 \times 100 = 5\%$$

If the oscillator clock frequency is 16MHz and the bus clock frequency is 40MHz, FCLKDIV bits FDIV[5:0] should be set to "50" (110010) and bit PRDIV8 set to "1". The resulting FCLK frequency is then 182kHz. In this case, the Flash program and erase algorithm timings are increased over the optimum target by:

$$(200 - 182)/200 \times 100 = 9\%$$

NOTE: *Program and erase command execution time will increase proportionally with the period of FCLK.*

NOTE: *Because of the impact of clock synchronization on the accuracy of the functional timings, programming or erasing the Flash memory cannot be performed if the bus clock runs at less than 1 MHz. Programming or erasing the Flash memory with $FCLK < 150\text{kHz}$ should be avoided. Setting FCLKDIV to a value such that $FCLK < 150\text{kHz}$ can destroy the Flash memory due to overstress. Setting FCLKDIV to a value such that $(1/FCLK + T_{bus}) < 5\mu\text{s}$ can result in incomplete programming or erasure of the Flash memory cells.*

If the FCLKDIV register is written, the FDIVLD bit is set automatically. If the FDIVLD bit is zero, the FCLKDIV register has not been written since the last reset. If the FCLKDIV register has not been written to, the Flash command loaded during a command write sequence will not execute and the ACCERR flag in the FSTAT register will set.




Figure 4-1 Determination Procedure for PRDIV8 and FDIV Bits

4.1.2 Command Write Sequence

The Flash command controller is used to supervise the command write sequence to execute program, erase, erase verify, erase abort, and data compress algorithms.

Before starting a command write sequence, the ACCERR and PVIOL flags in the FSTAT register must be clear (see section 3.3.6) and the CBEIF flag should be tested to determine the state of the address, data and command buffers. If the CBEIF flag is set, indicating the buffers are empty, a new command write sequence can be started. If the CBEIF flag is clear, indicating the buffers are not available, a new command write sequence will overwrite the contents of the address, data and command buffers.

A command write sequence consists of three steps which must be strictly adhered to with writes to the Flash module not permitted between the steps. However, Flash register and array reads are allowed during a command write sequence. The basic command write sequence is as follows:

1. Write to one or more addresses in the Flash memory.
2. Write a valid command to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a “1” to CBEIF to launch the command.

The address written in step 1 will be stored in the FADDR registers and the data will be stored in the FDATA registers. If the CBEIF flag in the FSTAT register is clear when the first Flash array write occurs, the contents of the address and data buffers will be overwritten and the CBEIF flag will be set. When the CBEIF flag is cleared, the CCIF flag is cleared on the same bus cycle by the Flash command controller indicating that the command was successfully launched. For all command write sequences except data compress and sector erase abort, the CBEIF flag will set four bus cycles after the CCIF flag is cleared indicating that the address, data, and command buffers are ready for a new command write sequence to begin. For data compress and sector erase abort operations, the CBEIF flag will remain clear until the operation completes. Except for the sector erase abort command, a buffered command will wait for the active operation to be completed before being launched. The sector erase abort command is launched when the CBEIF flag is cleared as part of a sector erase abort command write sequence. Once a command is launched, the completion of the command operation is indicated by the setting of the CCIF flag in the FSTAT register. The CCIF flag will set upon completion of all active and buffered commands .

4.1.3 Flash Commands

Table 4-1 summarizes the valid Flash commands along with the effects of the commands on the Flash block.

Table 4-1 Flash Command Description

FCMDB	Command	Function on Flash Memory
\$05	Erase Verify	Verify all memory bytes in the Flash block are erased. If the Flash block is erased, the BLANK flag in the FSTAT register will set upon command completion.
\$06	Data Compress	Compress data from a selected portion of the Flash block. The resulting signature is stored in the FDATA register.
\$20	Program	Program a word (two bytes) in the Flash block.

Table 4-1 Flash Command Description

FCMDB	Command	Function on Flash Memory
\$40	Sector Erase	Erase all memory bytes in a sector of the Flash block.
\$41	Mass Erase	Erase all memory bytes in the Flash block. A mass erase of the full Flash block is only possible when FPLDIS, FPHDIS and FPOPEN bits in the FPROT register are set prior to launching the command.
\$47	Sector Erase Abort	Abort the sector erase operation. The sector erase operation will terminate according to a set procedure. The Flash sector should not be considered erased if the ACCERR flag is set upon command completion.

NOTE: *The user should not program a Flash word without first erasing the sector in which that word resides.*

4.1.3.1 Erase Verify Command

The erase verify operation will verify that a Flash block is erased.

An example flow to execute the erase verify operation is shown in **Figure 4-2**. The erase verify command write sequence is as follows:

1. Write to a Flash block address to start the command write sequence for the erase verify command. The address and data written will be ignored. Multiple Flash blocks can be simultaneously erase verified by writing to the same relative address in each Flash block.
2. Write the erase verify command, \$05, to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a “1” to CBEIF to launch the erase verify command.

After launching the erase verify command, the CCIF flag in the FSTAT register will set after the operation has completed unless a new command write sequence has been buffered. The number of bus cycles required to execute the erase verify operation is equal to the number of addresses in a Flash block plus 14 bus cycles as measured from the time the CBEIF flag is cleared until the CCIF flag is set. Upon completion of the erase verify operation, the BLANK flag in the FSTAT register will be set if all addresses in the selected Flash blocks are verified to be erased. If any address in a selected Flash block is not erased, the erase verify operation will terminate and the BLANK flag in the FSTAT register will remain clear. The MRDS bits in the FTSTMOD register will determine the sense-amp margin setting during the erase verify operation.




Figure 4-2 Example Erase Verify Command Flow

4.1.3.2 Data Compress Command

The data compress operation will check Flash code integrity by compressing data from a selected portion of the Flash memory into a signature analyzer.

An example flow to execute the data compress operation is shown in **Figure 4-3**. The data compress command write sequence is as follows:

1. Write to a Flash block address to start the command write sequence for the data compress command. The address written determines the starting address for the data compress operation and the data written determines the number of consecutive words to compress. If the data value written is \$0000, 64K addresses or 128K bytes will be compressed. Multiple Flash blocks can be simultaneously compressed by writing to the same relative address in each Flash block. If more than one Flash block is written to in this step, the first data written will determine the number of consecutive words to compress in each selected Flash block.
2. Write the data compress command, \$06, to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a “1” to CBEIF to launch the data compress command.

After launching the data compress command, the CCIF flag in the FSTAT register will set after the data compress operation has completed. The number of bus cycles required to execute the data compress operation is equal to the number of addresses read plus the number of Flash blocks simultaneously compressed plus 6 bus cycles as measured from the time the CBEIF flag is cleared until the CCIF flag is set. Once the CCIF flag is set, the signature generated by the data compress operation is available in the FDATA register. The signature in the FDATA register can be compared to the expected signature to determine the integrity of the selected data stored in the selected Flash memory. If the last address of a Flash block is reached during the data compress operation, data compression will continue with the starting address of the same Flash block. The MRDS bits in the FTSTMOD register will determine the sense-amp margin setting during the data compress operation.

NOTE: *Since the FDATA register (or data buffer) is written to as part of the data compress operation, a command write sequence is not allowed to be buffered behind a data compress command write sequence. The CBEIF flag will not set after launching the data compress command to indicate that a command should not be buffered behind it. If an attempt is made to start a new command write sequence with a data compress operation active, the ACCERR flag in the FSTAT register will be set. A new command write sequence should only be started after reading the signature stored in the FDATA registers.*

In order to take corrective action, it is recommended that the data compress command be executed on a Flash sector or subset of a Flash sector. If the data compress operation on a Flash sector returns an invalid signature, the Flash sector should be erased using the sector erase command and then reprogrammed using the program command.

The data compress command can be used to verify that a sector or sequential set of sectors are erased.




Figure 4-3 Example Data Compress Command Flow

4.1.3.3 Program Command

The program operation will program a previously erased word in the Flash memory using an embedded algorithm.

An example flow to execute the program operation is shown in **Figure 4-4**. The program command write sequence is as follows:

1. Write to a Flash block address to start the command write sequence for the program command. The data written will be programmed to the address written. Multiple Flash blocks can be simultaneously programmed by writing to the same relative address in each Flash block.
2. Write the program command, \$20, to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a “1” to CBEIF to launch the program command.

If a word to be programmed is in a protected area of the Flash block, the PVIOL flag in the FSTAT register will set and the program command will not launch. Once the program command has successfully launched, the CCIF flag in the FSTAT register will set after the program operation has completed unless a new command write sequence has been buffered. By executing a new program command write sequence on sequential words after the CBEIF flag in the FSTAT register has been set, up to 55% faster effective programming time per word can be achieved than by waiting for the CCIF flag to set after each program operation.




Figure 4-4 Example Program Command Flow

4.1.3.4 Sector Erase Command

The sector erase operation will erase all addresses in a 1K byte sector of Flash memory using an embedded algorithm.

An example flow to execute the sector erase operation is shown in **Figure 4-5**. The sector erase command write sequence is as follows:

1. Write to a Flash block address to start the command write sequence for the sector erase command. The Flash address written determines the sector to be erased while global address bits [9:0] and the data written are ignored. Multiple Flash sectors can be simultaneously erased by writing to the same relative address in each Flash block.
2. Write the sector erase command, \$40, to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a “1” to CBEIF to launch the sector erase command.

If a Flash sector to be erased is in a protected area of the Flash block, the PVIOL flag in the FSTAT register will set and the sector erase command will not launch. Once the sector erase command has successfully launched, the CCIF flag in the FSTAT register will set after the sector erase operation has completed unless a new command write sequence has been buffered.




Figure 4-5 Example Sector Erase Command Flow

4.1.3.5 Mass Erase Command

The mass erase operation will erase all addresses in a Flash block using an embedded algorithm.

An example flow to execute the mass erase operation is shown in **Figure 4-6**. The mass erase command write sequence is as follows:

1. Write to a Flash block address to start the command write sequence for the mass erase command. The address and data written will be ignored. Multiple Flash blocks can be simultaneously mass erased by writing to the same relative address in each Flash block.
2. Write the mass erase command, \$41, to the FCMD register.

- Clear the CBEIF flag in the FSTAT register by writing a “1” to CBEIF to launch the mass erase command.

If a Flash block to be erased contains any protected area, the PVIOL flag in the FSTAT register will set and the mass erase command will not launch. Once the mass erase command has successfully launched, the CCIF flag in the FSTAT register will set after the mass erase operation has completed unless a new command write sequence has been buffered.




Figure 4-6 Example Mass Erase Command Flow

4.1.3.6 Sector Erase Abort Command

The sector erase abort operation will terminate the active sector erase operation so that other sectors in a Flash block are available for read and program operations without waiting for the sector erase operation to complete.

An example flow to execute the sector erase abort operation is shown in **Figure 4-7**. The sector erase abort command write sequence is as follows:

1. Write to any Flash block address to start the command write sequence for the sector erase abort command. The address and data written are ignored.
2. Write the sector erase abort command, \$47, to the FCMD register.
3. Clear the CBEIF flag in the FSTAT register by writing a “1” to CBEIF to launch the sector erase abort command.

If the sector erase abort command is launched resulting in the early termination of an active sector erase operation, the ACCERR flag will set once the operation completes as indicated by the CCIF flag being set. The ACCERR flag sets to inform the user that the Flash sector may not be fully erased and a new sector erase command must be launched before programming any location in that specific sector. If the sector erase abort command is launched but the active sector erase operation completes normally, the ACCERR flag will not set upon completion of the operation as indicated by the CCIF flag being set. Therefore, if the ACCERR flag is not set after the sector erase abort command has completed, a Flash sector being erased when the abort command was launched will be fully erased. The maximum number of cycles required to abort a sector erase operation is equal to four FCLK periods (see section 4.1.1) plus five bus cycles as measured from the time the CBEIF flag is cleared until the CCIF flag is set. If sectors in multiple Flash blocks are being simultaneously erased, the sector erase abort operation will be applied to all active Flash blocks without writing to each Flash block in the sector erase abort command write sequence.

NOTE: *Since the ACCERR bit in the FSTAT register may be set at the completion of the sector erase abort operation, a command write sequence is not allowed to be buffered behind a sector erase abort command write sequence. The CBEIF flag will not set after launching the sector erase abort command to indicate that a command should not be buffered behind it. If an attempt is made to start a new command write sequence with a sector erase abort operation active, the ACCERR flag in the FSTAT register will be set. A new command write sequence may be started after clearing the ACCERR flag, if set.*

NOTE: *The sector erase abort command should be used sparingly since a sector erase operation that is aborted counts as a complete program/erase cycle.*




Figure 4-7 Example Sector Erase Abort Command Flow

4.1.4 Illegal Flash Operations

The ACCERR flag will be set during the command write sequence if any of the following illegal steps are performed, causing the command write sequence to immediately abort:

1. Writing to a Flash address before initializing the FCLKDIV register.
2. Writing a byte or misaligned word to a valid Flash address.
3. Starting a command write sequence while a data compress operation is active.
4. Starting a command write sequence while a sector erase abort operation is active.

5. Writing a Flash address in step 1 of a command write sequence that is not the same relative address as the first one written in the same command write sequence.
6. Writing to any Flash register other than FCMD after writing to a Flash address.
7. Writing a second command to the FCMD register in the same command write sequence.
8. Writing an invalid command to the FCMD register.
9. When security is enabled, writing a command other than mass erase to the FCMD register when the write originates from a non-secure memory location or from the Background Debug Mode.
10. Writing to a Flash address after writing to the FCMD register.
11. Writing to any Flash register other than FSTAT (to clear CBEIF) after writing to the FCMD register.
12. Writing a “0” to the CBEIF flag in the FSTAT register to abort a command write sequence.

The ACCERR flag will not be set if any Flash register is read during a valid command write sequence.

The ACCERR flag will also be set if any of the following events occur:

1. Launching the sector erase abort command while a sector erase operation is active which results in the early termination of the sector erase operation (see section **4.1.3.6**).
2. The MCU enters STOP mode and a program or erase operation is in progress. The operation is aborted immediately and any pending command is purged (see section **4.3**).

If the Flash memory is read during execution of an algorithm (CCIF = 0), the read operation will return invalid data and the ACCERR flag will not be set.

If the ACCERR flag is set in the FSTAT register, the user must clear the ACCERR flag before starting another command write sequence (see section **3.3.6**).

The PVIOL flag will be set after the command is written to the FCMD register during a command write sequence if any of the following illegal operations are attempted, causing the command write sequence to immediately abort:

1. Writing the program command if an address written in the command write sequence was in a protected area of the Flash memory.
2. Writing the sector erase command if an address written in the command write sequence was in a protected area of the Flash memory.
3. Writing the mass erase command to a Flash block while any Flash protection is enabled in the block.

If the PVIOL flag is set in the FSTAT register, the user must clear the PVIOL flag before starting another command write sequence (see section **3.3.6**).

4.2 Wait Mode

If a command is active (CCIF=0) when the MCU enters the WAIT mode, the active command and any buffered command will be completed.

The Flash module can recover the MCU from WAIT if the CBEIF and CCIF interrupts are enabled (see section 4.7).

4.3 Stop Mode

If a command is active (CCIF = 0) when the MCU enters the STOP mode, the operation will be aborted and, if the operation is program or erase, the Flash array data being programmed or erased may be corrupted and the CCIF and ACCERR flags will be set. If active, the high voltage circuitry to the Flash memory will immediately be switched off when entering STOP mode. Upon exit from STOP, the CBEIF flag is set and any buffered command will not be launched. The ACCERR flag must be cleared before starting a command write sequence (see section 4.1.2).

NOTE: *As active commands are immediately aborted when the MCU enters STOP mode, it is strongly recommended that the user does not use the STOP command during program or erase operations.*

4.4 Background Debug Mode

In background debug mode (BDM), the FPROT register is writable. If the MCU is unsecured, then all Flash commands listed in **Table 4-1** can be executed. If the MCU is secured and is in special single chip mode, the only command available to execute is mass erase.

4.5 Flash Module Security

The Flash module provides the necessary security information to the MCU. After each reset, the Flash module determines the security state of the MCU as defined in section 3.3.2.

The contents of the Flash security byte at \$7F_FF0F in the Flash Configuration Field must be changed directly by programming \$7F_FF0F when the MCU is unsecured and the higher address sector is unprotected. If the Flash security byte is left in a secured state, any reset will cause the MCU to initialize to a secure operating mode.

4.5.1 Unsecuring the MCU using the Backdoor Key Access

The MCU may be unsecured by using the backdoor key access feature which requires knowledge of the contents of the backdoor keys (four 16-bit words programmed at addresses \$7F_FF00 - \$7F_FF07). If the KEYEN[1:0] bits are in the enabled state (see section 3.3.2) and the KEYACC bit is set, a write to a backdoor key address in the Flash memory triggers a comparison between the written data and the backdoor key data stored in the Flash memory. If all four words of data are written to the correct addresses in the correct order and the data matches the backdoor keys stored in the Flash memory, the MCU will be unsecured. The data must be written to the backdoor keys sequentially starting with \$7F_FF00-1 and ending with \$7F_FF06-7. \$0000 and \$FFFF are not permitted as backdoor keys. While the KEYACC bit is set, reads of the Flash memory will return invalid data.

The user code stored in the Flash memory must have a method of receiving the Backdoor Key from an external stimulus. This external stimulus would typically be through one of the on-chip serial ports.

If the KEYEN[1:0] bits are in the enabled state (see section **3.3.2**), the MCU can be unsecured by the backdoor access sequence described below:

1. Set the KEYACC bit in the Flash Configuration Register (FCNFG).
2. Write the correct four 16-bit words to Flash addresses \$FF00 - \$FF07 sequentially starting with \$7F_FF00.
3. Clear the KEYACC bit.
4. If all four 16-bit words match the Backdoor Keys stored in Flash addresses \$7F_FF00 - \$7F_FF07, the MCU is unsecured and the SEC[1:0] bits in the FSEC register are forced to the unsecure state of “10”.

The backdoor key access sequence is monitored by the internal security state machine. An illegal operation during the backdoor key access sequence will cause the security state machine to lock, leaving the MCU in the secured state. A reset of the MCU will cause the security state machine to exit the lock state and allow a new backdoor key access sequence to be attempted. The following operations during the backdoor key access sequence will lock the security state machine:

1. If any of the four 16-bit words does not match the backdoor keys programmed in the Flash array.
2. If the four 16-bit words are written in the wrong sequence.
3. If more than four 16-bit words are written.
4. If any of the four 16-bit words written are \$0000 or \$FFFF.
5. If the KEYACC bit does not remain set while the four 16-bit words are written.
6. If any two of the four 16-bit words are written on successive MCU clock cycles.

After the backdoor keys have been correctly matched, the MCU will be unsecured. Once the MCU is unsecured, the Flash security byte can be programmed to the unsecure state, if desired.

In the unsecure state, the user has full control of the contents of the backdoor keys by programming addresses \$7F_FF00 - \$7F_FF07 in the Flash Configuration Field.

The security as defined in the Flash security byte (\$7F_FF0F) is not changed by using the backdoor key access sequence to unsecure. The backdoor keys stored in addresses \$7F_FF00 - \$7F_FF07 are unaffected by the backdoor key access sequence. After the next reset of the MCU, the security state of the Flash module is determined by the Flash security byte (\$7F_FF0F). The backdoor key access sequence has no effect on the program and erase protections defined in the Flash protection register.

It is not possible to unsecure the MCU in special single chip mode by using the backdoor key access sequence via the background debug mode (BDM).

4.5.2 Unsecuring the MCU in Special Single Chip Mode via the BDM

The MCU can be unsecured in special single chip mode by erasing the Flash module by the following method:

- Reset the MCU into special single chip mode, delay while the erase test is performed by the BDM secure ROM, send BDM commands to disable protection in the Flash module, and execute a mass erase command write sequence to erase the Flash memory.

After the CCIF flag sets to indicate that the mass operation has completed, reset the MCU into special single chip mode. The BDM secure ROM will verify that the Flash memory is erased and will assert the UNSEC bit in the BDM status register. This BDM action will cause the MCU to override the Flash security state and the MCU will be unsecured. All BDM commands will be enabled and the Flash security byte may be programmed to the unsecured state by the following method:

- Send BDM commands to execute a word program sequence to program the Flash security byte to the unsecured state and reset the MCU.

4.6 Resets

4.6.1 Flash Reset Sequence

On each reset, the Flash module executes a reset sequence to hold CPU activity while loading the following registers from the Flash memory according to **Table 3-1**:

- FPROT - Flash Protection Register (see section **3.3.5**).
- FSEC - Flash Security Register (see section **3.3.2**).

4.6.2 Reset While Flash Command Active

If a reset occurs while any Flash command is in progress, that command will be immediately aborted. The state of the word being programmed or the sector / block being erased is not guaranteed.

4.7 Interrupts

The Flash module can generate an interrupt when all Flash command operations have completed, when the Flash address, data and command buffers are empty.

Table 4-2 Flash Interrupt Sources

Interrupt Source	Interrupt Flag	Local Enable	Global (CCR) Mask
Flash Address, Data and Command Buffers empty	CBEIF (FSTAT register)	CBEIE (FCNFG register)	I-Bit
All Flash commands completed	CCIF (FSTAT register)	CCIE (FCNFG register)	I-Bit

Vector addresses and their relative interrupt priority are determined at the MCU level

4.7.1 Description of Flash Interrupt Operation

The logic used for generating interrupts is shown in **Figure 4-8**.

The Flash module uses the CBEIF and CCIF flags in combination with the CBIE and CCIE enable bits to generate the Flash command interrupt request.




Figure 4-8 Flash Interrupt Implementation

For a detailed description of the register bits, refer to the Flash Configuration register and Flash Status register sections (see sections **3.3.4** and **3.3.6** respectively).

Index

	-P-
	PRDIV8 18
	PVIOL 26
	-R-
	Registers
	FADDR 28
	FCLKDIV 18
	FCMD 27
	FCNFG 20
	FCTL 27
	FDATA 28
	FPROT 21
	FSEC 18
	FSTAT 25
	FTSTMOD 19
	Resets 49
	RNV 19, 22
	-S-
	SEC 19
	Security 47
	Stop Mode 47
	-W-
	Wait Mode 46
	WRALL 20
-A-	
ACCERR 26	
-B-	
Background Debug Mode 47	
Banked Register 20	
BLANK 26	
-C-	
CBEIE 21	
CBEIF 25	
CCIE 21	
CCIF 26	
CMDB 27	
Command Write Sequence 11	
Data Compress 36	
Mass Erase 42	
Program 39	
Sector Erase 41	
Sector Erase Abort 44	
-F-	
FDIV 18	
FDIVLD 18	
FPHDIS 22	
FPHS 23	
FPLDIS 23	
FPLS 23	
FPOPEN 22	
-I-	
Illegal Flash Operations 45	
-K-	
KEYACC 21	
KEYEN 19	
-M-	
MRDS 20	
-N-	
NV 28	

Block Guide End Sheet

**FINAL PAGE OF
54
PAGES**