


DSP56307

Product Preview 24-BIT DIGITAL SIGNAL PROCESSOR

The Motorola DSP56307, a member of the DSP56300 family of programmable digital signal processors (DSPs), supports wireless infrastructure applications with general filtering operations. The on-chip enhanced filter coprocessor (EFCOP) processes filter algorithms in parallel with core operation, thus increasing overall DSP performance and efficiency. Like the other family members, the DSP56307 uses a high-performance, single-clock-cycle-per-instruction engine (code-compatible with Motorola's popular DSP56000 core family), a barrel shifter, 24-bit addressing, an instruction cache, and a direct memory access controller, as in **Figure 1**. The DSP56307 offers performance at 100 million instructions (MIPS) per second using an internal 100 MHz clock with a 2.5 volt core and independent 3.3 volt input/output power.



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notification.



©1998 MOTOROLA, INC.



TABLE OF CONTENTS

SECTION 1	SIGNALS/CONNECTIONS 1-1
SECTION 2	SPECIFICATIONS
SECTION 3	PACKAGING
SECTION 4	DESIGN CONSIDERATIONS 4-1
SECTION 5	ORDERING INFORMATION
APPENDIX A	POWER CONSUMPTION BENCHMARKA-1
	INDEXIndex-1

FOR TECHNICAL ASSISTANCE:

Telephone:	1-800-521-6274
Email:	dsphelp@dsp.sps.mot.com
Internet:	http://www.motorola-dsp.com

Data Sheet Conventions

OVERBAR	Used to indicate a signal that is active when pulled low (For example, the $\overline{\text{RESET}}$ pin is active when low.)				
"asserted"	Means that a high true (active high) signal is high or that a low true (active low) signal is low				
"deasserted"	Means that a high tru signal is high	Means that a high true (active high) signal is low or that a low true (active low) signal is high			
Examples:	Signal/Symbol	Logic State	Signal State	Voltage [*]	
	PIN	True	Asserted	V_{IL}/V_{OL}	
	PIN	False	Deasserted	V_{IH}/V_{OH}	
	PIN	True	Asserted	V_{IH}/V_{OH}	
	PIN	False	Deasserted	V_{IL}/V_{OL}	

Note: *Values for V_{IL} , V_{OL} , V_{IH} , and V_{OH} are defined by individual product specifications.



FEATURES

High-Performance DSP56300 Core

- 100 million instructions per second (MIPS) with a 100 MHz clock at 2.5 V core and 3.3 V I/O
- Object code compatible with the DSP56000 core
- Highly parallel instruction set
- Data arithmetic logic unit (ALU)
 - Fully pipelined 24 x 24-bit parallel multiplier-accumulator
 - 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing)
 - Conditional ALU instructions
 - 24-bit or 16-bit arithmetic support under software control
- Program control unit (PCU)
 - Position independent code (PIC) support
 - Addressing modes optimized for DSP applications (including immediate offsets)
 - On-chip instruction cache controller
 - On-chip memory-expandable hardware stack
 - Nested hardware DO loops
 - Fast auto-return interrupts
- Direct memory access (DMA)
 - Six DMA channels supporting internal and external accesses
 - One-, two-, and three- dimensional transfers (including circular buffering)
 - End-of-block-transfer interrupts
 - Triggering from interrupt lines and all peripherals
- Phase-locked loop (PLL)
 - Allows change of low power divide factor (DF) without loss of lock
 - Output clock with skew elimination
- Hardware debugging support
 - On-Chip Emulation (OnCE[™]) module
 - Joint test action group (JTAG) test access port (TAP)
 - Address trace mode reflects internal Program RAM accesses at the external port



Enhanced Filtering Coprocessor (EFCOP)

The on-chip filtering and echo-cancellation coprocessor runs in parallel to the DSP core.

On-Chip Memories

- 64 K on-chip RAM total
- Program RAM, Instruction Cache, X data RAM, and Y data RAM size is programmable:

Program RAM Size	Instruction Cache Size	X Data RAM Size*	Y Data RAM Size*	Instruction Cache	Switch Mode	MSW1	MSW0
16K × 24-bit	0	$24K \times 24$ -bit	$24K \times 24$ -bit	disabled	disabled	0/1	0/1
$1 \text{ K} \times 24$ -bit	1024×24 -bit	$24K \times 24$ -bit	$24K \times 24$ -bit	enabled	disabled	0/1	0/1
$48K \times 24$ -bit	0	$8K \times 24$ -bit	$8K \times 24$ -bit	disabled	enabled	0	0
$47K \times 24$ -bit	1024×24 -bit	$8K \times 24$ -bit	$8K \times 24$ -bit	enabled	enabled	0	0
$40K \times 24$ -bit	0	$12K \times 24$ -bit	$12K \times 24$ -bit	disabled	enabled	0	1
39K × 24-bit	1024×24 -bit	12K × 24-bit	$12K \times 24$ -bit	enabled	enabled	0	1
$32K \times 24$ -bit	0	16K × 24-bit	$16K \times 24$ -bit	disabled	enabled	1	0
$31K \times 24$ -bit	1024×24 -bit	16K × 24-bit	$16K \times 24$ -bit	enabled	enabled	1	0
$24K \times 24$ -bit	0	$20K \times 24$ -bit	$20K \times 24$ -bit	disabled	enabled	1	1
$23K \times 24$ -bit	1024×24 -bit	$20K \times 24$ -bit	$20K \times 24$ -bit	enabled	enabled	1	1
¥T 1 1 4T/ O	4 1 1 1 1	<i>/•</i>	1 11 /1	1.1			

*Includes 4K × 24-bit shared memory (i.e., memory shared by the core and the EFCOP)

• 192 x 24-bit bootstrap ROM

Off-Chip Memory Expansion

- Data memory expansion to two 256K \times 24-bit word memory spaces (or up to two 4 M \times 24-bit word memory spaces by using the address attribute AA0–AA3 signals)
- Program memory expansion to one $256K \times 24$ -bit words memory space (or up to one $4 M \times 24$ -bit word memory space by using the address attribute AA0–AA3 signals)
- External memory expansion port
- Chip Select Logic for glueless interface to static random access memory (SRAMs)
- On-chip DRAM Controller for glueless interface to dynamic random access memory (DRAMs)



On-Chip Peripherals

- Enhanced DSP56000-like 8-bit parallel host interface (HI08) supports a variety of buses (e.g., ISA) and provides glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs
- Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows six-channel home theater)
- Serial communications interface (SCI) with baud rate generator
- Triple timer module
- Up to 34 programmable general purpose input/output (GPIO) pins, depending on which peripherals are enabled

Reduced Power Dissipation

- Very low power CMOS design
- Wait and Stop low-power standby modes
- Fully static logic, operation frequency down to 0 Hz (dc)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

TARGET APPLICATIONS

The DSP56307 is intended for applications requiring a large amount of on-chip memory, such as wireless infrastructure applications. The EFCOP may be used to accelerate general filtering applications, such as echo-cancellation applications, correlation, and general purpose convolution-based algorithms.



PRODUCT DOCUMENTATION

The three documents listed in the following table are required for a complete description of the DSP56307 and are necessary to design properly with the part. Documentation is available from one of the following locations. (See the back cover for detailed information.)

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

See *Additional Support* in the *DSP56300 Family Manual* for detailed information on the multiple support options available to you.

Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56307 User's Manual	Detailed functional description of the DSP56307 memory configuration, operation, and register programming	DSP56307UM/D
DSP56307 Technical Data	DSP56307 features list and physical, electrical, timing, and package specifications	DSP56307/D

DSP56307 Documentation



SECTION 1

SIGNALS/CONNECTIONS

SIGNAL GROUPINGS

The input and output signals of the DSP56307 are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56307 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

	Number of Signals			
Power	(V _C	C)		20
Ground	d (G	ND)		19
Clock				2
PLL				3
Addres	ss bi	15	1	18
Data b	us		Port A ¹	24
Bus con	13			
Interru	5			
Host ir	16			
Enhand	12			
Serial o	3			
Timer				3
OnCE/		6		
 Note: Port A signals define the external memory interface port, including the external address bus, data bus, and control signals. Port B signals are the HI08 port signals multiplexed with the GPIO signals. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals. Port E signals are the SCI port signals multiplexed with the GPIO signals. 				

Table 1-1	DSP56307	Functional	l Signal	Groupings
	20100000			0100191100



Signal Groupings

			DSP56307		←	During Reset MODA	After Reset	
			Denne la sete	Interrupt/M	┥	MODB	IRQB	
	V		Power Inputs:	ode Control	←	MODC	IRQC	
	V _{CCP}	4	PLL		←	MODD	IRQD	
	V _{CCQL}	3	Core Logic		←	RESET	RESET	
	V _{CCQH}	3	I/O					
	V _{CCA}	4	Address Bus			Non-Multiplexe	Multiplexed	Port B
	V _{CCD}	2	Data Bus			d Bus	Bus	GPIO
	V _{CCC}		Bus Control		≁ ►	H0-H7	HAD0-HAD7	PB0-PB7
	V _{CCH}	2	HI08		┥	HA0	HAS/HAS	PB8
	V _{CCS}		ESSI/SCI/Timer	Host	<	HA1	HA8	PB9
			Grounds:	Interface	<	HA2	HA9	PB10
	GND _P		PLL	(HI08) Port ¹	<	HCS/HCS	HA10	PB13
	GND _{P1}		PLL			Single DS	Double DS	
	GNDQ	4	Internal Logic		←	HRW	HRD/HRD	PB11
	GNDA	4	Address Bus		┥	HDS/HDS	HWR/HWR	PB12
	GNDD	4	Data Bus			Single HR	Double HR	
	GND _C	$\xrightarrow{2}$	Bus Control			HREQ/HREQ	HTRQ/HTRQ	PB14
			HI08		←	HACK/HACK	HRRQ/HRRQ	PB15
	GNDS	$\xrightarrow{2}$	ESSI/SCI/Timer					
	Ũ				3		Port C GPIO	
				Enhanced	◄►	SC00-SC02	PC0–PC2	
	EXTAL		Clock	Synchronous Serial		SCK0	PC3	
	XTAL		Clock	Interface Port 0		SRD0	PC4	
				(ESSI0) ²		STD0	PC5	
	CLKOUT	-	PLL					
	PCAP	\rightarrow			3		Port D GPIO	
During	After			Enhanced		SC10-SC12	PD0–PD2	
Reset	Reset			Synchronous Serial		SCK1	PD3	
PINIT	NMI	\rightarrow		Interface Port 1		SRD1	PD4	
			Port A	(ESSI1) ²		STD1	PD5	
	A0–A17	18	External	Serial			Port E GPIO	
		-	Address Bus	Communications		RXD	PE0	
	D0–D23	24	External	Interface (SCI) Port ²		TXD	PE1	
	D0-D23		Data Bus		$ \rightarrow $	SCLK	PE2	
	AA0-AA3/							
F	RASO-RAS3	4					Timer GPIO	
Г	RD		External				TIO0	
	WR		Bus	Timers ³		TIO0 TIO1	TIO1	
			Control	Timers	1	TIO2	TIO2	
	BR					1102	1102	
	BG				◄	ТСК		
	BB				┥	TDI		
		\rightarrow		OnCE/JTA	┝╼╸	TDO		
	BCLK	-		G Port	┥	TMS		
	BCLK	-			┥	TRST		
	DOLIV	-			←→	DE		
Mater	1 Thall	100		played ar a multiplayed	hun ain	ale er deuble Dete	Ctrobe (DC) and	l ainala ar

The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or Note: 1. double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternately as GPIO signals (PB0-PB15). Signals with dual designations (e.g., HAS/HAS) have configurable polarity.

The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC0-PC5), Port D GPIO signals 2. (PD0-PD5), and Port E GPIO signals (PE0-PE2), respectively.

3. TIO0-TIO2 can be configured as GPIO signals.

Figure 1-1 Signals Identified by Functional Group

AA0601



Power

POWER

Power Name	Description
V _{CCP}	PLL Power — V_{CCP} is V_{CC} dedicated for PLL use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the V_{CC} power rail.
V _{CCQL}	Quiet Core (Low) Power —V _{CCQL} is an isolated power for the core processing logic. This input must be isolated externally from all other chip power inputs. The user must provide adequate external decoupling capacitors.
V _{CCQH}	Quiet External (High) Power — V_{CCQH} is a quiet power source for I/O lines. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} . The user must provide adequate decoupling capacitors.
V _{CCA}	Address Bus Power — V_{CCA} is an isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} . The user must provide adequate external decoupling capacitors.
V _{CCD}	Data Bus Power — V_{CCD} is an isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} . The user must provide adequate external decoupling capacitors.
V _{CCC}	Bus Control Power — V_{CCC} is an isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} . The user must provide adequate external decoupling capacitors.
V _{CCH}	Host Power — V_{CCH} is an isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} . The user must provide adequate external decoupling capacitors.
V _{CCS}	ESSI, SCI, and Timer Power — V_{CCS} is an isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} . The user must provide adequate external decoupling capacitors.



Ground

GROUND

Table 1-3 Grounds

Ground Name	Description
GND _P	PLL Ground —GND _P is ground-dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. V_{CCP} should be bypassed to GND _P by a 0.47 μ F capacitor located as close as possible to the chip package.
GND _{P1}	PLL Ground 1 —GND _{P1} is ground-dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground.
GND _Q	Quiet Ground — GND_Q is an isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
GND _A	Address Bus Ground— GND_A is an isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND_A connections.
GND _D	Data Bus Ground —GND _D is an isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
GND _C	Bus Control Ground —GND _C is an isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
GND _H	Host Ground —GND _H is an isolated ground for the HI08 I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.
GND _S	ESSI, SCI, and Timer Ground —GND _S is an isolated ground for the ESSI, SCI, and timer I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.



Clock

CLOCK

 Table 1-4
 Clock Signals

Signal Name	Туре	State During Reset	Signal Description
EXTAL	Input	Input	External Clock/Crystal Input —EXTAL interfaces the internal crystal oscillator input to an external crystal or an external clock.
XTAL	Output	Chip-driven	Crystal Output —XTAL connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.

PLL

Signal Name	Туре	State During Reset	Signal Description
PCAP	Input	Input	 PLL Capacitor—PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to V_{CCP}. If the PLL is not used, PCAP may be tied to V_{CC},
			GND, or left floating.
CLKOUT	Output	Chip-driven	Clock Output—CLKOUT provides an output clock synchronized to the internal core clock phase. If the PLL is enabled and both the multiplication and division factors equal one, then CLKOUT is also synchronized to EXTAL.
			If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.



Signals/Connections

External Memory Expansion Port (Port A)

Signal Name	Туре	State During Reset	Signal Description
PINIT	Input	Input	PLL Initial —During assertion of RESET , the value of PINIT is written into the PLL enable (PEN) bit of the PLL control (PCTL) register, determining whether the PLL is enabled or disabled.
NMI	Input		Nonmaskable Interrupt —After RESET deassertion and during normal instruction processing, this Schmitt-trigger input is the negative-edge-triggered NMI request internally synchronized to CLKOUT.

EXTERNAL MEMORY EXPANSION PORT (PORT A)

Note: When the DSP56307 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-states the relevant Port A signals: A0–A17, D0–D23, AA0/RAS0–AA3/RAS3, RD, WR, BB, CAS, BCLK, BCLK.

External Address Bus

Signal Name	Туре	State During Reset	Signal Description
A0-A17	Output	Tri-stated	Address Bus—When the DSP is the bus master, A0–A17 are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A0–A17 do not change state when external memory spaces are not being accessed.

 Table 1-6
 External Address Bus Signals



External Memory Expansion Port (Port A)

External Data Bus

Signal Name	Туре	State During Reset	Signal Description
D0-D23	Input/ Output	Tri-stated	Data Bus —When the DSP is the bus master, D0–D23 are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D0–D23 are tri-stated. These lines have weak keepers to maintain the last state even if all drivers are tri-stated.

 Table 1-7
 External Data Bus Signals

External Bus Control

Table 1-8	External	Bus	Control	Signals
-----------	----------	-----	---------	---------

Signal Name	Туре	State During Reset	Signal Description
AA0-AA3	Output	Tri-stated	Address Attribute—When defined as AA, these signals can be used as chip selects or additional address lines. The default use defines a priority scheme under which only one AA signal can be asserted at a time. Setting the AA priority disable (APD) bit (Bit 14) of the OMR, the priority mechanism is disabled and the lines can be used together as four external lines that can be decoded externally into 16 chip select signals.
RAS0-RAS3	Output		Row Address Strobe —When defined as \overline{RAS} , these signals can be used as \overline{RAS} for DRAM interface. These signals are tri-statable outputs with programmable polarity.
RD	Output	Tri-stated	Read Enable —When the DSP is the bus master, \overline{RD} is an active-low output that is asserted to read external memory on the data bus (D0–D23). Otherwise, \overline{RD} is tri-stated.
WR	Output	Tri-stated	Write Enable —When the DSP is the bus master, \overline{WR} is an active-low output that is asserted to write external memory on the data bus (D0–D23). Otherwise, the signals are tri-stated.



Signals/Connections

External Memory Expansion Port (Port A)

Signal Name	Туре	State During Reset	Signal Description
TA	Input	Ignored Input	Transfer Acknowledge —If the DSP56307 is the bus master and there is no external bus activity, or the DSP56307 is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2 infinity) may be added to the wait states inserted by the bus control register (BCR) by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is asserted synchronous to CLKOUT. The number of wait states is determined by the TA input or by the BCR, whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles. In order to use the TA functionality, the BCR must be programmed to at least one wait state. A zero wait state access cannot be extended by TA deassertion; otherwise, improper operation may result. TA can operate synchronously or asynchronously depending on the setting of the TAS bit in the OMR. TA functionality may not be used while performing DRAM type accesses; otherwise, improper operation may result.

Table 1-8 External Bus Control Signals (Continued)
--



External Memory Expansion Port (Port A)

Signal Name	Туре	State During Reset	Signal Description
BR	Output	Output (deasserted)	Bus Request — \overline{BR} is an active-low output, never tri-stated. \overline{BR} is asserted when the DSP requests bus mastership. \overline{BR} is deasserted when the DSP no longer needs the bus. \overline{BR} may be asserted or deasserted independently of whether the DSP56307 is a bus master or a bus slave. Bus "parking" allows \overline{BR} to be deasserted even though the DSP56307 is the bus master. (See the description of bus "parking" in the \overline{BB} signal description.) The bus request hole (BRH) bit in the BCR allows \overline{BR} to be asserted under software control even though the DSP does not need the bus. \overline{BR} is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. \overline{BR} is only affected by DSP requests for the external bus, never for the internal bus. During hardware reset, \overline{BR} is deasserted and the arbitration is reset to the bus slave state.
BG	Input	Ignored Input	Bus Grant — \overline{BG} is an active-low input. \overline{BG} must be asserted/deasserted synchronous to CLKOUT for proper operation. \overline{BG} is asserted by an external bus arbitration circuit when the DSP56307 becomes the next bus master. When \overline{BG} is asserted, the DSP56307 must wait until \overline{BB} is deasserted before taking bus mastership. When \overline{BG} is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution. The default operation of this bit requires a setup and hold time as specified in <i>DSP56307 Technical Data</i> (the data sheet). An alternate mode can be invoked: set the asynchronous bus arbitration enable (ABE) bit (Bit 13) in the OMR. When this bit is set, \overline{BG} and \overline{BB} are synchronized internally. This eliminates the respective setup and hold time requirements but adds a required delay between the deassertion of an initial \overline{BG} input and the assertion of a subsequent \overline{BG} input.

 Table 1-8
 External Bus Control Signals (Continued)



Signals/Connections

External Memory Expansion Port (Port A)

Signal Name	Туре	State During Reset	Signal Description
BB	Input/ Output	Input	 Bus Busy—BB is a bidirectional active-low input/output and must be asserted and deasserted synchronous to CLKOUT. BB indicates that the bus is active. Only after BB is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep BB asserted after ceasing bus activity regardless of whether BR is asserted or deasserted. Called "bus parking," this allows the current bus master to reuse the bus without rearbitration until another device requires the bus. The deassertion of BB is done by an "active pull-up" method (i.e., BB is driven high and then released and held high by an external pull-up resistor). The default operation of this bit requires a setup and hold time as specified in the DSP56307 Technical Data sheet. An alternate mode can be invoked: set the ABE bit (Bit 13) in the OMR. When this bit is set, BG and BB are synchronized internally. See BG for additional information. BB requires an external pull-up resistor.
CAS	Output	Tri-stated	Column Address Strobe —When the DSP is the bus master, CAS is an active-low output used by DRAM to strobe the column address. Otherwise, if the bus mastership enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated.
BCLK	Output	Tri-stated	Bus Clock —When the DSP is the bus master, BCLK is an active-high output. BCLK is active as a sampling signal when the program address tracing mode is enabled (i.e., the ATE bit in the OMR is set). When BCLK is active and synchronized to CLKOUT by the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle. The BCLK rising edge may be used to sample the internal program memory access on the A0–A23 address lines.
BCLK	Output	Tri-stated	Bus Clock Not —When the DSP is the bus master, BCLK is an active-low output and is the inverse of the BCLK signal. Otherwise, the signal is tri-stated.

 Table 1-8
 External Bus Control Signals (Continued)



INTERRUPT AND MODE CONTROL

The interrupt and mode control signals select the chip's operating mode as it comes out of hardware reset. After $\overline{\text{RESET}}$ is deasserted, these inputs are hardware interrupt request lines.

Signal Name	Туре	State During Reset	Signal Description
RESET	Input	Input	Reset — <u>RESET</u> is an active-low, Schmitt-trigger input. Deassertion of <u>RESET</u> is internally synchronized to CLKOUT. When asserted, the chip is placed in the Reset state and the internal phase generator is reset. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. If <u>RESET</u> is deasserted synchronous to CLKOUT, exact start-up timing is guaranteed, allowing multiple processors to start synchronously and operate together in "lock-step." When the <u>RESET</u> signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The <u>RESET</u> signal must be asserted after power up.
MODA	Input	Input	Mode Select A —MODA is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the RESET signal is deasserted.
ĪRQĀ	Input		External Interrupt Request A —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If IRQA is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQA to exit the wait state. If the processor is in the stop standby state and IRQA is asserted, the processor will exit the stop state.

Table 1-9 Interrupt and Mode Control	Table 1-9	Interrupt and Mode Control
--	-----------	----------------------------



Signals/Connections

Interrupt and Mode Control

Signal Name	Туре	State During Reset	Signal Description
MODB	Input	Input	Mode Select B —MODB is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the RESET signal is deasserted.
ĪRQB	Input		External Interrupt Request B —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If IRQB is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQB to exit the wait state. If the processor is in the stop standby state and IRQB is asserted, the processor will exit the stop state.
MODC	Input	Input	Mode Select C —MODC is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the RESET signal is deasserted.
ĪRQC	Input		External Interrupt Request C —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If IRQC is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQC to exit the wait state. If the processor is in the stop standby state and IRQC is asserted, the processor will exit the stop state.

Table 1-9	Interrupt and Mode Control (Continued)
-----------	--



Signal Name	Type	State During Reset	Signal Description
MODD	Input	Input	Mode Select D —MODD is an active-low Schmitt-trigger input, internally synchronized to CLKOUT. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the RESET signal is deasserted.
ĪRQD	Input		External Interrupt Request D —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If IRQD is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQD to exit the wait state. If the processor is in the stop standby state and IRQD is asserted, the processor will exit the stop state.

 Table 1-9
 Interrupt and Mode Control (Continued)

HI08

The HI08 provides a fast parallel-data-to-8-bit port that may be connected directly to the host bus. The HI08 supports a variety of standard buses and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware.



Table 1-10 Host Interface

Signal Name	Туре	State During Reset	Signal Description
H0–H7	Input/ Output	Tri-stated	Host Data —When the HI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, these signals are lines 0–7 of the data bidirectional, tri-state bus.
HAD0–HAD7	Input/ Output		Host Address—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the address/data bidirectional, multiplexed, tri-state bus.
PB0–PB7	Input or Output		Port B 0–7 —When the HI08 is configured as GPIO through the host port control register (HPCR), these signals are individually programmed as inputs or outputs through the HI08 data direction register (HDDR).
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
HA0	Input	Input	Host Address Input 0 —When the HI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus.
HAS/HAS	Input		Host Address Strobe—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset.
PB8	Input or Output		Port B 8 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.



Signal Name	Туре	State During Reset	Signal Description
HA1	Input	Input	Host Address Input 1 —When the HI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.
HA8	Input		Host Address 8—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.
PB9	Input or Output		Port B 9 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
HA2	Input	Input	Host Address Input 2 —When the HI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.
HA9	Input		Host Address 9—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.
PB10	Input or Output		Port B 10 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

 Table 1-10
 Host Interface (Continued)



 Table 1-10
 Host Interface (Continued)

Signal Name	Туре	State During Reset	Signal Description
HRW	Input	Input	Host Read/Write—When HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Read/Write (HRW) input.
HRD/HRD	Input		Host Read Data—When HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the HRD strobe Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HRD) after reset.
PB11	Input or Output		Port B 11 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
HDS/HDS	Input	Input	Host Data Strobe—When HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HDS) following reset.
HWR/HWR	Input		Host Write Data—When HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HWR) following reset.
PB12	Input or Output		Port B 12 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.



Signal Name	Туре	State During Reset	Signal Description
HCS	Input	Input	Host Chip Select —When HI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable, but is configured active-low (HCS) after reset.
HA10	Input		Host Address 10—When HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.
PB13	Input or Output		Port B 13 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

 Table 1-10
 Host Interface (Continued)



Freescale Semiconductor, Inc.

Signal Name	Туре	State During Reset	Signal Description
HREQ/HREQ	Output	Input	Host Request —When HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host request (HREQ) output. The polarity of the host request is programmable, but is configured as active-low (HREQ) following reset. The host request may be programmed as a driven or open-drain output.
HTRQ/HTRQ	Output		Transmit Host Request —When HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable, but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input or Output		Port B 14 —When the HI08 is programmed to interface a multiplexed host bus and the signal is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.



Enhanced Synchronous Serial Interface 0

Signal Name	Туре	State During Reset	Signal Description
HACK/ HACK	Input	Input	Host Acknowledge—When HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable, but is configured as active-low (HACK) after reset.
HRRQ/ HRRQ	Output		Receive Host Request —When HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable, but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input or Output		Port B 15 —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

 Table 1-10
 Host Interface (Continued)

ENHANCED SYNCHRONOUS SERIAL INTERFACE 0

There are two synchronous serial interfaces (ESSI0 and ESSI1) that provide a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals which implement the Motorola serial peripheral interface (SPI).



Signals/Connections

Enhanced Synchronous Serial Interface 0

Signal Name	Туре	State During Reset	Signal Description
SC00 PC0	Input or Output	Input	 Serial Control 0—The function of SC00 is determined by the selection of either synchronous or asynchronous mode. For asynchronous mode, this signal will be used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0. Port C 0—The default configuration following reset is GPIO input PC0. When configured as PC0, signal direction is controlled through the port directions register (PRR0). The signal can be configured as ESSI signal SC00 through the port control register (PCR0).
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
SC01	Input/ Output	Input	Serial Control 1 —The function of this signal is determined by the selection of either synchronous or asynchronous mode. For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for transmitter 2 output or for serial I/O flag 1.
PC1	Input or Output		Port C 1—The default configuration following reset is GPIO input PC1. When configured as PC1, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SC01 through PCR0. Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

Table 1-11 Enhanced Synchronous Serial Interface 0



Enhanced Synchronous Serial Interface 0

Signal Name	Туре	State During Reset	Signal Description
SC02	Input/ Output	Input	Serial Control Signal 2 —SC02 is used for frame sync I/O. SC02 is the frame sync for both the transmitter and receiver in synchronous mode, and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PC2	Input or Output		Port C 2 —The default configuration following reset is GPIO input PC2. When configured as PC2, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SC02 through PCR0.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
SCK0	Input/ Output	Input	Serial Clock —SCK0 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the ESSI. The SCK0 is a clock input or output, used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (i.e., the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PC3	Input or Output		Port C 3 —The default configuration following reset is GPIO input PC3. When configured as PC3, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SCK0 through PCR0.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

Table 1-11 Enhanced Synchronous Serial Interface 0 (Continued)



Signals/Connections

Enhanced Synchronous Serial Interface 0

Signal Name	Туре	State During Reset	Signal Description
SRD0	Input/ Output	Input	Serial Receive Data —SRD0 receives serial data and transfers the data to the ESSI receive shift register. SRD0 is an input when data is being received.
PC4	Input or Output		 Port C 4—The default configuration following reset is GPIO input PC4. When configured as PC4, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal SRD0 through PCR0. Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
STD0	Input/ Output	Input	Serial Transmit Data —STD0 is used for transmitting data from the serial transmit shift register. STD0 is an output when data is being transmitted.
PC5	Input or Output		Port C 5 —The default configuration following reset is GPIO input PC5. When configured as PC5, signal direction is controlled through PRR0. The signal can be configured as an ESSI signal STD0 through PCR0.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

 Table 1-11
 Enhanced Synchronous Serial Interface 0 (Continued)

MOTOROLA



ENHANCED SYNCHRONOUS SERIAL INTERFACE 1

Signal Name	Туре	State During Reset	Signal Description
SC10	Input or Output	Input	Serial Control 0 —The function of SC10 is determined by the selection of either synchronous or asynchronous mode. For asynchronous mode, this signal will be used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0.
PD0	Input or Output		 Port D 0—The default configuration following reset is GPIO input PD0. When configured as PD0, signal direction is controlled through the port directions register (PRR1). The signal can be configured as an ESSI signal SC10 through the port control register (PCR1). Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
SC11	Input/ Output	Input	Serial Control 1 —The function of this signal is determined by the selection of either synchronous or asynchronous mode. For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.
PD1	Input or Output		 Port D 1—The default configuration following reset is GPIO input PD1. When configured as PD1, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SC11 through PCR1. Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

Table 1-12 Enhanced Serial Synchronous Interface 1



Signals/Connections

Enhanced Synchronous Serial Interface 1

Signal Name	Туре	State During Reset	Signal Description
SC12 PD2	Input/ Output Input or Output	Input	 Serial Control Signal 2—SC12 is used for frame sync I/O. SC12 is the frame sync for both the transmitter and receiver in synchronous mode, and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation). Port D 2—The default configuration following reset is GPIO input PD2. When configured as PD2, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SC12 through PCR1.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
SCK1	Input/ Output	Input	Serial Clock —SCK1 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes, or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (i.e., the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3	Input or Output		Port D 3 —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SCK1 through PCR1. Note: This signal has a weak keeper to maintain the last

Table 1-12 Enhanced Serial Synchronous Interface 1 (Continued)
---	---



Signal Name	Туре	State During Reset	Signal Description
SRD1	Input/ Output	Input	Serial Receive Data—SRD1 receives serial data and transfers the data to the ESSI receive shift register. SRD1 is an input when data is being received.
PD4	Input or Output		Port D 4 —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal SRD1 through PCR1. Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
STD1	Input/ Output	Input	Serial Transmit Data —STD1 is used for transmitting data from the serial transmit shift register. STD1 is an output when data is being transmitted.
PD5	Input or Output		Port D 5 —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through PRR1. The signal can be configured as an ESSI signal STD1 through PCR1.
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

Table 1-12 Enhanced Serial Synchronous Interface 1 (Continued)

SCI

The SCI provides a full duplex port for serial communication to other DSPs, microprocessors, or peripherals such as modems.



SCI

Table 1-15 Senar Communication Internace			
Signal Name	Туре	State During Reset	Signal Description
RXD	Input	Input	Serial Receive Data —This input receives byte oriented serial data and transfers it to the SCI receive shift register.
PE0	Input or Output		Port E 0 —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the SCI port directions register (PRR). The signal can be configured as an SCI signal RXD through the SCI port control register (PCR). Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
TXD	Output	Input	Serial Transmit Data —This signal transmits data from SCI transmit data register.
PE1	Input or Output		 Port E 1—The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the SCI PRR. The signal can be configured as an SCI signal TXD through the SCI PCR. Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
SCLK	Input/ Output	Input	Serial Clock —This is the bidirectional Schmitt-trigger input signal providing the input or output clock used by the transmitter and/or the receiver.
PE2	Input or Output		 Port E 2—The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the SCI PRR. The signal can be configured as an SCI signal SCLK through the SCI PCR. Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

 Table 1-13
 Serial Communication Interface

Freescale Semiconductor, Inc.



Timers

TIMERS

Three identical and independent timers are implemented in the DSP56307. Each timer can use internal or external clocking and can either interrupt the DSP56307 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

Signal Name	Туре	State During Reset	Signal Description
TIO0	Input or Output	Input	Timer 0 Schmitt-Trigger Input/Output — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output.
			The default mode after reset is GPIO input. This can be changed to output or configured as a timer I/O through the timer 0 control/status register (TCSR0).
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.
TIO1	Input or Output	Input	Timer 1 Schmitt-Trigger Input/Output — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output.
			The default mode after reset is GPIO input. This can be changed to output or configured as a timer I/O through the timer 1 control/status register (TCSR1).
			Note: This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

Table 1-14	Triple Timer Signals



Signals/Connections

JTAG and OnCE Interface

Signal Name	Туре	State During Reset	Signal Description
TIO2	Input or Output	Input	Timer 2 Schmitt-Trigger Input/Output—When timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output.The default mode after reset is GPIO input. This can be changed to output or configured as a timer I/O through the timer 2 control/status register (TCSR2).Note:This signal has a weak keeper to maintain the last state even if all drivers are tri-stated.

 Table 1-14
 Triple Timer Signals (Continued)

JTAG AND OnCE INTERFACE

The DSP56300 family and in particular the DSP56307 support circuit-board test strategies based on the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture,* the industry standard developed under the sponsorship of the Test Technology Committee of IEEE and the JTAG.

The OnCE module provides a means to interface nonintrusively with the DSP56300 core and its peripherals so that you can examine registers, memory, or on-chip peripherals. Functions of the OnCE module are provided through the JTAG TAP signals.

For programming models, see **Section 12 Joint Test Action Group Port** and **Section 11 On-Chip Emulation Module**.



JTAG and OnCE Interface

Signal Name	Туре	State During Reset	Signal Description
ТСК	Input	Input	Test Clock —TCK is a test clock input signal used to synchronize the JTAG test logic.
TDI	Input	Input	Test Data Input —TDI is a test data serial input signal used for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor.
TDO	Output	Tri-stated	Test Data Output —TDO is a test data serial output signal used for test instructions and data. TDO is tri-statable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TMS	Input	Input	Test Mode Select —TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor.
TRST	Input	Input	Test Reset —TRST is an active-low Schmitt-trigger input signal used to asynchronously initialize the test controller. TRST has an internal pull-up resistor. TRST must be asserted after power up.

 Table 1-15
 OnCE/JTAG Interface



Signals/Connections

JTAG and OnCE Interface

Signal Name	Туре	State During Reset	Signal Description
DE	Input/ Output	Input	Debug Event — \overline{DE} is an open-drain, bidirectional, active-low signal that provides, as an input, a means of entering the debug mode of operation from an external command controller, and, as an output, a means of acknowledging that the chip has entered the debug mode. This signal, when asserted as an input, causes the DSP56300 core to finish the current instruction being executed, save the instruction pipeline information, enter the debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters the debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The \overline{DE} has an internal pull-up resistor. This is not a standard part of the JTAG TAP controller. The signal connects directly to the OnCE module to initiate debug mode directly or to provide a direct external indication that the chip has entered the debug mode. All other interface with the OnCE module must occur through the JTAG port.

 Table 1-15
 OnCE/JTAG Interface (Continued)



SECTION 2

SPECIFICATIONS

INTRODUCTION

The DSP56307 is fabricated in high-density CMOS with transistor-transistor Logic (TTL) compatible inputs and outputs. The DSP56307 specifications are preliminary from design simulations and may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after full characterization and device qualifications are complete.

MAXIMUM RATINGS

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Note: In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst-case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification, adding a maximum to a minimum represents a condition that can never exist.



Juccifications

Thermal Characteristics

Rating ¹	Symbol	Value ^{1, 2}	Unit		
Supply Voltage: PLL (V_{CCP}) and Core (V_{CCQL}) All other (I/O) 	V _{CCx}	-0.3 to +3.3 -0.3 to +4.0	V V		
All input signal voltages	V _{IN}	$GND - 0.3$ to $V_{CCQH} + 0.3$	V		
Current drain per pin excluding V_{CC} and GND	I	10	mA		
Operating temperature range	T _J	-40 to +100	°C		
Storage temperature	T _{STG}	-55 to +150	°C		
 Notes: 1. GND = 0 V, V_{CCQL}/V_{CCP} = 2.5 V ± 0.2 V, I/O V_{CC} = 3.3 ± 0.3 V, T_J = -40°C to +100°C, CL = 50 pF 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent 					

 Table 2-1
 Maximum Ratings

THERMAL CHARACTERISTICS

damage to the device.

Characteristic	Symbol	PBGA Value	PBGA ³ Value	Unit
Junction-to-ambient thermal resistance ¹	$R_{\theta JA}$ or θ_{JA}	51.9	29.0	°C/W
Junction-to-case thermal resistance ²	$R_{\theta JC}$ or θ_{JC}	13.1		°C/W
Thermal characterization parameter	Ψ_{JT}	2.45	1.68	°C/W

Table 2-2 Thermal Characteristics

Notes: 1. Junction-to-ambient thermal resistance is based on measurements on a horizontal single-sided printed circuit board per SEMI G38-87 in natural convection. (SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Rd., Mountain View, CA 94043, (415) 964-5111) Measurements were done with parts mounted on thermal test boards conforming to specification EIA/JESD51-3.

2. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature.

3. The test board has two, 2-ounce signal layers and two 1-ounce solid ground planes internal to the test board.

MOTOROLA

DSP56307 Technical Data



DC Electrical Characteristics

DC ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Min	Тур	Max	Unit
Supply voltage: • Core $(V_{CCQL})^9$ and PLL (V_{CCP}) 4. I/O $(V_{CCQH}, V_{CCA}, V_{CCD}, V_{CCC}, V_{CCC}, V_{CCH}, and V_{CCS})^{10}$	V _{CC}	2.3 3.0	2.5 3.3	2.7 3.6	V
 Input high voltage D0–D23, BG, BB, TA MOD²/IRQ², RESET, PINIT/NMI and all JTAG/ESSI/SCI/Timer/HI08 pins EXTAL³ 	V _{IH} V _{IHP} V _{IHX}	2.0 2.0 0.8 × V _{CCQH}		V _{CCQH} V _{CCQH} + 0.3 V _{CCQH}	V V V
Input low voltage • D0–D23, BG, BB, TA, MOD ² /IRQ ² , RESET, PINIT • All JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL ³	V _{IL} V _{ILP} V _{ILX}	-0.3 -0.3 -0.3		0.8 0.8 0.2 × V _{CCQH}	V V V
Input leakage current (@ maximum V _{CCQH} / 0.0 V)	I _{IN}	-10	_	10	μA
High impedance (off-state) input current (@ maximum V _{CCQH} / 0.0 V)	I _{TSI}	-10	_	10	μA
Output high voltage • TTL $(I_{OH} = -0.4 \text{ mA})^{4,5}$ • CMOS $(I_{OH} = -10 \mu \text{A})^4$	V _{OH}	2.4 V _{CCQH} - 0.01	_		V V
Output low voltage • TTL (Port A $I_{OL} = 1.6 \text{ mA}$, non-Port A $I_{OL} = 3.2 \text{ mA}$, open-drain pins $I_{OL} = 6.7 \text{ mA}$) ^{4,5} • CMOS ($I_{OL} = 10 \mu\text{A}$) ⁴	V _{OL}		_	0.4	V V
Internal supply current ⁶ : • In Normal mode • In Wait mode ⁷ • In Stop mode ⁸	I _{CCI} I _{CCW} I _{CCS}		120 5 100		mA mA μA
PLL supply current in Stop mode ⁴			1		mA
Input capacitance ⁴	C _{IN}	—	_	10	pF

Table 2-3	DC Electrical Characteristics ¹	



Freescale Semiconductor, Inc.

ifications ورور

AC Electrical Characteristics

Table 2-3	DC Electrical Characteristics ¹ (Continued)
-----------	--

		Characteristics	Symbol	Min	Тур	Max	Unit		
Notes:	1.	$V_{CCOL}/V_{CCP} = 2.5 V \pm 0.2 V; I/OV$	$V_{\rm CC} = 3.3 \pm 10^{-10}$	$0.3 \text{ V; } \text{T}_{\text{I}} = -40^{\circ}\text{C}$	to +100 °C, $C_{\rm L} =$	50 pF	<u></u>		
	2.	Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins							
	3.	Driving EXTAL to the low V _{IHX} or	the high V ₁	LX value may ca	use additional po	ower consumpt	ion		
		(dc current). To minimize power co	onsumption	, the minimum '	V _{IHX} should be n	o lower than			
		$0.9 \times V_{CC}$ and the maximum V_{ILX} s							
	4.	Periodically sampled and not 100%		0	66				
	5.	This characteristic does not apply to XTAL and PCAP.							
	6.	Power Consumption Considerations on page SECTION 4-4 provides a formula to compute the							
		estimated current requirements in Normal mode. In order to obtain these results, all inputs must be							
		terminated (i.e., not allowed to float). Measurements are based on synthetic intensive DSP							
		benchmarks. (For an example, see Appendix A, Power Consumption Benchmark on page APPENDIX							
		A-1.) The power consumption num							
			cal DSP applications. Typical internal supply current is measured with						
		$V_{CCOL} = 2.5 \text{ V at } T_{I} = 100^{\circ}\text{C}$. Maxim							
		dependent.			·	,			
	7.	In order to obtain these results, all i	nputs must	be terminated (i	.e., not allowed to	o float). PLL an	d XTAL		
		signals are disabled during Stop st				o 11044). 1 22 414			
	8.	In order to obtain these results, all		disconnected in S	Stop mode must]	be terminated (*	i.e., not		
	0.	allowed to float).	inp uto not t		stop moue muse	e terminuteu (
	9.	See DSP56307 Errata ES 74. for app	ropriate op	erating voltages	for appropriate i	mask sets			

See DSF 56307 Errata ES 74. for appropriate operating voltages for appropriate mas
 See DSP56307 Errata ES93 for appropriate workarounds to data bus drift problem.

AC ELECTRICAL CHARACTERISTICS

The timing waveforms shown in the ac electrical characteristics section are tested with a V_{IL} maximum of 0.3 V and a V_{IH} minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of Table 2-3. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50 percent point of the respective input signal's transition. DSP56307 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.8 V and 2.0 V, respectively.

INTERNAL CLOCKS

Characteristics	Characteristics Symbol		Expression ^{1, 2}			
	-)	Min	Тур	Max		
Internal operation frequency and CLKOUT with PLL enabled	f		$(Ef \times MF)/$ (PDF × DF)			



Internal Clocks


Characteristics	Symbol	Expression ^{1, 2}			
Characteristics	Symbol	Min	Тур	Max	
Internal operation frequency and CLKOUT with PLL disabled	f	_	Ef/2	_	
Internal clock and CLKOUT high period • With PLL disabled • With PLL enabled and MF ≤ 4 • With PLL enabled and MF > 4	T _H	$\begin{array}{c} \\ 0.49 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF} / \text{MF} \\ 0.47 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF} / \text{MF} \end{array}$	ET _C —	$\begin{array}{c}\\ 0.51 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF}/\text{MF}\\ 0.53 \times \text{ET}_{\text{C}} \times\\ \text{PDF} \times \text{DF}/\text{MF} \end{array}$	
Internal clock and CLKOUT low period • With PLL disabled • With PLL enabled and MF ≤ 4 • With PLL enabled and MF > 4	TL	$\begin{array}{c} 0.49 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \\ 0.47 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \end{array}$	ET _C —	$\begin{array}{c} \\ 0.51 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \\ 0.53 \times \text{ET}_{\text{C}} \times \\ \text{PDF} \times \text{DF}/\text{MF} \end{array}$	
Internal clock and CLKOUT cycle time with PLL enabled	T _C	_	ET _C × PDF × DF/MF	_	
Internal clock and CLKOUT cycle time with PLL disabled	T _C	—	$2 \times \text{ET}_{\text{C}}$	_	
Instruction cycle time	I _{CYC}	—	T _C	_	
Notes: 1. $DF = Division Factor$ Ef = External frequency $ET_C = External clock cy- MF = Multiplication Factor PDF = Predivision Factor T_C = internal clock cycle2. See PLL and Clock Genphase-locked loop.$	ctor or e	e DSP56300 Family I	Manual for a detailed dis	scussion of the	

 Table 2-4
 Internal Clocks, CLKOUT



EXTERNAL CLOCK OPERATION


The DSP56307 system clock may be derived from the on–chip crystal oscillator, as shown in **Figure 1** on the cover page, or it may be externally supplied. An externally supplied square wave voltage source should be connected to EXTAL (see **Figure 2-2**), leaving XTAL physically not connected to the board or socket.



Fundamental Frequency Fork Crystal Oscillator

Suggested Component Values:

Calculations were done for a 32.768 kHz crystal with the following parameters: a load capacitance (C_L) of 12.5 pF, a shunt capacitance (C₀) of 1.8 pF, a series resistance of 40 kΩ, and a drive level of 1 μ W.



Fundamental Frequency Crystal Oscillator

Suggested Component Values:

 $f_{OSC} = 4 \text{ MHz}$ R = 680 k $\Omega \pm 10\%$ C = 56 pF $\pm 20\%$

Calculations were done for a 4/20 MHz crystal with the following parameters: a C_Lof 30/20 pF, a C₀ of 7/6 pF, a c₀ of 7/6 pF, a series resistance of 100/20 Ω , and a drive level of 2 mW.

AA1071

Figure 2-1 Crystal Oscillator Circuits



External Clock Operation




Figure 2-2 External Clock Timing

No.	Characteristics	Symbol	100 MHz	
10.	Characteristics	Symbol	Min	Max
1	Frequency of EXTAL (EXTAL pin frequency) The rise and fall time of this external clock should be 3 ns maximum.	Ef	0	100.0
2	 EXTAL input high^{1, 2} With PLL disabled (46.7%–53.3% duty cycle³) With PLL enabled (42.5%–57.5% duty cycle³) 	ET _H	4.67 ns 4.25 ns	∞ 157.0 µs
3	 EXTAL input low^{1, 2} With PLL disabled (46.7%–53.3% duty cycle³) With PLL enabled (42.5%–57.5% duty cycle³) 	ETL	4.67 ns 4.25 ns	∞ 157.0 µs
4	 EXTAL cycle time² With PLL disabled With PLL enabled 	ET _C	10.00 ns 10.00 ns	∞ 273.1 µs
5	CLKOUT change from EXTAL fall with PLL disabled	—	4.3 ns	11.0 ns



External Clock Operation

N	Characteristics	C11	100 MHz		
No.		Characteristics	Symbol	Min	Max
6	6 CLKOUT rising edge from EXTAL rising edge with PLL enabled (MF = 1, PDF = 1, Ef > 15 MHz) ^{4,5}			0.0 ns	1.8 ns
	CLKOUT falling edge from EXTAL rising edge with PLL enabled (MF = 2 or 4, PDF = 1, Ef > 15 MHz) ^{4,5}			0.0 ns	1.8 ns
	CLKOUT falling edge from EXTAL falling edge with PLL enabled (MF \leq 4, PDF \neq 1, Ef / PDF > 15 MHz) ^{4,5}			0.0 ns	1.8 ns
7		action cycle time = $I_{CYC} = T_C^6$ Table 2-4 .) (46.7%–53.3% duty cycle)	I _{CYC}		
	•	With PLL disabled With PLL enabled		20.0 ns 10.00 ns	∞ 8.53 μs
 Notes: 1. Measured at 50% of the input transition 2. The maximum value for PLL enabled is given for minimum V_{CO} and maximum MF. 3. The indicated duty cycle is for the specified maximum frequency for which a par is rated. The minimum clock high or low time required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are me 					
 Periodically sampled and not 100% tested The skew is not guaranteed for any other MF value. 					
	6.	The maximum value for PLL enabled is given for DF.	minimum	V _{CO} and m	aximum

 Table 2-5
 Clock Operation (Continued)

DSP56307 Technical Data



PLL Characteristics

PLL CHARACTERISTICS

Characteristics		100 MHz						
	Characteristics	Recommended	Min	Max	Unit			
V_{CO} frequency when PLL enabled (MF × E_f × 2/PDF)			30	200	MHz			
PLL external capacitor (PCAP pin to V_{CCP}) (C_{PCAP}) • @ MF ≤ 4 • @ MF > 4		(MF × 680) - 120 MF × 1100	(MF × 580) – 100 MF × 830	(MF × 780) – 140 MF × 1470	pF pF			
,	C_{PCAP} is the value of the PLL capacitor (connected between the PCAP pin and V_{CCP}). The recommended value in pF for C_{PCAP} can be computed from one of the following equations: (500 × MF) – 150, for MF ≤ 4, or 690 × MF, for MF > 4.							

 Table 2-6
 PLL Characteristics



Reset, Stop, Mode Select, and Interrupt Timing

RESET, STOP, MODE SELECT, AND INTERRUPT TIMING

N	Characteristics	Funnanian	100 I	Unit	
No.	Characteristics	Expression	Min	Max	
8	Delay from $\overline{\text{RESET}}$ assertion to all pins at reset value ²	_		26.0	ns
9	 Required RESET duration³ Power on, external clock generator, PLL disabled Power on, external clock 	$50 \times \text{ET}_{\text{C}}$ $1000 \times \text{ET}_{\text{C}}$	500.0 10.0		ns µs
	 generator, PLL enabled Power on, internal oscillator During STOP, XTAL disabled (PCTL Bit 16 = 0) 	$\begin{array}{l} 75000\times\mathrm{ET_C} \\ 75000\times\mathrm{ET_C} \end{array}$	0.75 0.75		ms ms
	 During STOP, XTAL enabled (PCTL Bit 16 = 1) During normal operation 	$2.5 \times T_{C}$ $2.5 \times T_{C}$	25.0 25.0	_	ns ns
10	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) ⁴ • Minimum • Maximum	$3.25 \times T_{C} + 2.0$ 20.25 T _C + 7.50	34.5		ns ns
11	Synchronous reset set-up time from RESET deassertion to CLKOUT Transition 1 • Minimum • Maximum	Т _С	5.9		ns ns
12	Synchronous reset deasserted, delay time from the CLKOUT Transition 1 to the first external address output • Minimum • Maximum	$3.25 \times T_{C} + 1.0$ 20.25 T _C + 5.0	33.5		ns ns
13	Mode select setup time	_	30.0		ns
14	Mode select hold time	—	0.0		ns
15	Minimum edge-triggered interrupt request assertion width	_	6.6	_	ns
16	Minimum edge-triggered interrupt request deassertion width	—	6.6		ns

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing¹



Reset, Stop, Mode Select, and Interrupt Timing

NT	Characteristics	. .	100 1	.	
No.	Characteristics	Expression	Min	Max	Unit
17	 Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid Caused by first interrupt instruction fetch Caused by first interrupt instruction execution 	$4.25 \times T_{C} + 2.0$ $7.25 \times T_{C} + 2.0$	44.5 74.5		ns ns
18	instruction executionDelay from \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , $10 \times T_C + 5.0$ \overline{NMI} assertion to general-purpose transfer output valid caused by first interrupt instruction execution $10 \times T_C + 5.0$		105.0		ns
19	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts ^{5,6,7}	(WS + 3.75) × T _C – 10.94		see note 8	ns
20	Delay from RD assertion to interrupt request deassertion for level sensitive fast interrupts ^{5,6,7}	(WS + 3.25) × T _C – 10.94	_	see note 8	ns
21	Delay from \overline{WR} assertion to interrupt request deassertion for level sensitive fast interrupts ^{5,6,7} • DRAM for all WS • SRAM WS = 1 • SRAM WS = 2, 3 • SRAM WS ≥ 4	$(WS + 3.5) \times T_{C} - 10.94$ $(WS + 3.5) \times T_{C} - 10.94$ $(WS + 3) \times T_{C} - 10.94$ $(WS + 2.5) \times T_{C} - 10.94$		see note 8	ns ns ns ns
22	Synchronous interrupt setup time from IRQA, IRQB, IRQC, IRQD, NMI assertion to the CLKOUT Transition 2	_	5.9	T _C	ns
23	Synchronous interrupt delay time from the CLKOUT Transition 2 to the first external address output valid caused by the first instruction fetch after coming out of Wait Processing state • Minimum • Maximum	$9.25 \times T_{C} + 1.0$ $24.75 \times T_{C} + 5.0$	93.5	252.5	ns ns
24	Duration for IRQA assertion to recover from Stop state	_	5.9		ns

Table 2-7	' Reset, Stop, Mode Select, and Interrupt Timing 1 ((Continued)
-----------	---	-------------



Freescale Semiconductor, Inc.

Specifications

Reset, Stop, Mode Select, and Interrupt Timing

				100 MHz	
No.	Characteristics	Expression		MHZ	Unit
			Min	Max	
25	 Delay from IRQA assertion to fetch of first instruction (when exiting Stop)^{2, 8} PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled 	PLC × ET _C × PDF + (128 K – PLC/2) × T _C	1.3	13.6	ms
	 (OMR Bit 6 = 0) PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1) 	PLC × ET _C × PDF + (23.75 ± 0.5) × T _C	232.5 ns	12.3 ms	
	 PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay) 	$(8.25 \pm 0.5) \times T_{C}$	77.5	87.5	ns
26	 Duration of level sensitive IRQA assertion to insure interrupt service (when exiting Stop)^{2, 8} PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled 	PLC × ET _C × PDF + (128K – PLC/2) × T _C	13.6	_	ms
	 (OMR Bit 6 = 0) PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6) 	$PLC \times ET_C \times PDF + (20.5 \pm 0.5) \times T_C$	12.3	_	ms
	 = 1) PLL is active during Stop (PCTL Bit 17 = 1) (implies no Stop delay) 	$5.5 \times T_{C}$	55.0	_	ns
27	Interrupt Requests Rate HI08, ESSI, SCI, Timer DMA IRQ, NMI (edge trigger) IRQ, NMI (level trigger) 	12T _C 8T _C 8T _C 12T _C	 	120.0 80.0 80.0 120.0	ns ns ns ns
28	 DMA Requests Rate Data read from HI08, ESSI, SCI Data write to HI08, ESSI, SCI Timer IRQ, NMI (edge trigger) 	6T _C 7T _C 2T _C 3T _C		60.0 70.0 20.0 30.0	ns ns ns ns
29	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid	$4.25 \times T_{C} + 2.0$	44.0		ns

 Table 2-7
 Reset, Stop, Mode Select, and Interrupt Timing¹ (Continued)




Reset, Stop, Mode Select, and Interrupt Timing


			- ·	100 I	MHz				
No.		Characteristics	Expression	Min	Max	Unit			
Notes:	 V_{CCQL} = 2.5 V ± 0.25 V; T_J = -40°C to +100°C, C_L = 50 pF Periodically sampled and not 100% tested For an external clock generator, RESET duration is measured during the time in which R V_{CC} is valid, and the EXTAL input is active and valid. 								
		is valid. The specified timing reflects	on is measured during the time in which RESET the crystal oscillator stabilization time after pov of the crystal and other components connected t	ver-up.	This nu	umber			
	4. 5. 6. 7. 8.	been yet met, the device circuitry will consumption and heat-up. Designs sh If PLL does not lose lock When fast interrupts and IRQA are be level-sensitive; timings 19 through 21 restrictions, we recommend the dease Long interrupts are recommended wh WS = number of wait states (measure Use expression to compute maximum This timing depends on several settin For PLL disable, if the internal oscilla	n value. ngs: ntor (PLL Control Register (PCTL) Bit 16 = 0) is b	gnifican e durati ned as avoid t s are be s are be	it powe ion. hese tir ing use sed and	r ning d. the			
		is stable before programs are executed	TL Bit $17 = 0$), a stabilization delay is required to d. In that case, resetting the Stop delay (OMR Bit to set OMR Bit $6 = 1$, it is not recommended and e.	it $6 = 0$)	will pr	ovide			
			tor (PCTL Bit $16 = 0$) is being used and the oscil stabilization delay is required, and recovery tir						
			(PCTL Bit $16 = 1$) is being used, no stabilization the PCTL Bit 17 and OMR Bit 6 settings.	on delay is required,					
		PLL to be locked. The duration of the range of 0 to 1000 cycles. This proceed	e PLL is shutdown during Stop. Recovery from PLL lock procedure (i.e., the PLL Lock Cycles (ure occurs in parallel with the stop delay counte vents occurs. The stop delay counter completes	PLC)) n er, and s	nay be i stop rec	in the overy			
		PLC value for PLL disable is 0.							
			(maximum MF) divided by the desired internal $\Gamma_{\rm L}$ will not be constant, and their width may var						

Table 2-7 Reset, Stop, Mode Select, and Interrupt Timing¹ (Continued)



Reset, Stop, Mode Select, and Interrupt Timing





DSP56307 Technical Data



Reset, Stop, Mode Select, and Interrupt Timing




Figure 2-6 External Interrupt Timing (Negative Edge-Triggered)



Reset, Stop, Mode Select, and Interrupt Timing





Figure 2-9 Recovery from Stop State Using IRQA

ы.

DSP56307 Technical Data



Reset, Stop, Mode Select, and Interrupt Timing



AA0467

Figure 2-10 Recovery from Stop State Using IRQA Interrupt Service




Figure 2-11 External Memory Access (DMA Source) Timing



EXTERNAL MEMORY INTERFACE (PORT A)

SRAM Timing

N	Characteristics	Symbol	- • 12	100 I	Unit	
No.	Characteristics Symbol Expression /		Expression ^{1, 2}	Min	Max	Unit
100	Address valid and AA assertion pulse	t _{RC} , t _{WC}	$(WS + 1) \times T_C - 4.0$ [1 ≤ WS ≤ 3]	16.0		ns
	width		$\begin{array}{l} (WS+2) \times T_{C}-4.0 \\ [4 \leq WS \leq 7] \\ (WS+3) \times T_{C}-4.0 \\ [WS \geq 8] \end{array}$	56.0 106.0	_	ns ns
101	Address and AA valid to WR assertion	t _{AS}	100 MHz: $0.25 \times T_{C} - 2.4 [WS = 1]$ All frequencies:	0.1	_	ns
			$0.75 \times \hat{T}_{C} - 4.0 \ [2 \le WS \le 3]$ $1.25 \times T_{C} - 4.0 \ [WS \ge 4]$	3.5 8.5		ns ns
102	WR assertion pulse width	t _{WP}	$\begin{array}{l} 1.5 \times T_{C} - 4.5 \; [WS = 1] \\ WS \times T_{C} - 4.0 \; [2 \leq WS \leq 3] \\ (WS - 0.5) \times T_{C} - 4.0 \; [WS \geq 4] \end{array}$	10.5 16.0 31.0		ns ns ns
103	WR deassertion to address not valid	t _{WR}	100 MHz: $0.25 \times T_{C} - 2.4 [1 \le WS \le 3]$ All frequencies:	0.1		ns
			$\begin{array}{l} 1.25 \times T_{C} - 4.0 \; [4 \leq WS \leq 7] \\ 2.25 \times T_{C} - 4.0 \; [WS \geq 8] \end{array}$	8.5 18.5		ns ns
104	Address and AA valid to input data valid	t _{AA} , t _{AC}	100 MHz: (WS + 0.75) × $T_C - 8.0$ [WS ≥ 1]		9.5	ns
105	RD assertion to input data valid	t _{OE}	100 MHz: (WS + 0.25) × $T_C - 8.0$ [WS ≥ 1]	_	4.5	ns
106	RD deassertion to data not valid (data hold time)	t _{OHZ}		0.0		ns
107	Address valid to WR deassertion	t _{AW}	$(WS + 0.75) \times T_C - 4.0$ [WS \ge 1]	13.5		ns
108	Data valid to WR deassertion (data setup time)	t _{DS} (t _{DW})	100 MHz: (WS - 0.25) × T_C - 2.75 [WS ≥ 1]	4.8		ns



No.	Characteristics	Symbol	. . 12	100 1	The	
INO.			Expression ^{1, 2}	Min	Max	Unit
109	Data hold time from WR deassertion	t _{DH}	100 MHz: $0.25 \times T_{C} - 2.4 [1 \le WS \le 3]$ All frequencies:	0.1		ns
			$\begin{array}{l} 1.25 \times T_{C} - 3.8 \; [4 \leq WS \leq 7] \\ 2.25 \times T_{C} - 3.8 \; [WS \geq 8] \end{array}$	8.7 18.7	_	ns ns
110	WR assertion to data active	_	$\begin{array}{l} 0.75 \times T_{C} - 3.7 \; [WS = 1] \\ 0.25 \times T_{C} - 3.7 \; [2 \leq WS \leq 3] \\ -0.25 \times T_{C} - 3.7 \; [WS \geq 4] \end{array}$	3.8 -1.2 -6.2		ns ns ns
111	WR deassertion to data high impedance	_	$\begin{array}{l} 0.25 \times T_{C} + 0.2 \; [1 \leq WS \leq 3] \\ 1.25 \times T_{C} + 0.2 \; [4 \leq WS \leq 7] \\ 2.25 \times T_{C} + 0.2 \; [WS \geq 8] \end{array}$		2.7 12.7 22.7	ns ns ns
112	Previous RD deassertion to data active (write)	_	$\begin{array}{l} 1.25 \times T_{C} - 4.0 \; [1 \leq WS \leq 3] \\ 2.25 \times T_{C} - 4.0 \; [4 \leq WS \leq 7] \\ 3.25 \times T_{C} - 4.0 \; [WS \geq 8] \end{array}$	8.5 18.5 28.5		ns ns ns
113	RD deassertion time	_	$\begin{array}{l} 0.75 \times T_{C} - 4.0 \; [1 \leq WS \leq 3] \\ 1.75 \times T_{C} - 4.0 \; [4 \leq WS \leq 7] \\ 2.75 \times T_{C} - 4.0 \; [WS \geq 8] \end{array}$	3.5 13.5 23.5		ns ns ns
114	WR deassertion time	_	$\begin{array}{l} 0.5 \times T_{C} - 3.5 \ [WS = 1] \\ T_{C} - 3.5 \ [2 \le WS \le 3] \\ 2.5 \times T_{C} - 3.5 \ [4 \le WS \le 7] \\ 3.5 \times T_{C} - 3.5 \ [WS \ge 8] \end{array}$	1.5 6.5 21.5 31.5		ns ns ns ns
115	Address valid to \overline{RD} assertion	_	$0.5 \times T_{C} - 4$	1.0		ns
116	$\overline{\text{RD}}$ assertion pulse width	_	$(WS + 0.25) \times T_C - 3.8$	8.7		ns
117	$\overline{\text{RD}}$ deassertion to address not valid		$\begin{array}{l} 0.25 \times T_{C} - 3.0 \; [1 \leq WS \leq 3] \\ 1.25 \times T_{C} - 3.0 \; [4 \leq WS \leq 7] \\ 2.25 \times T_{C} - 3.0 \; [WS \geq 8] \end{array}$	0.0 9.5 19.5		ns ns ns

 Table 2-8
 SRAM Read and Write Accesses (Continued)



External Memory Interface (Port A)




Figure 2-13 SRAM Write Access

DSP56307 Technical Data



DRAM Timing

The selection guides provided in **Figure 2-14** and in **Figure 2-17** on page SECTION 2-32 should be used for primary selection only. Final selection should be based on the timing provided in the following tables. As an example, the selection guide suggests that 4 wait states must be used for 100 MHz operation when page mode DRAM is being used. However, a designer may use the information in the appropriate table to evaluate whether fewer wait states might be used; a designer may determine which timing prevents operation at 100 MHz, run the chip at a slightly lower frequency (e.g., 95 MHz), use faster DRAM (if it becomes available), and control factors such as capacitive and resistive load to improve overall system performance.




Figure 2-14 DRAM Page Mode Wait States Selection Guide



No.	Characteristics	Symbol	Europeier	20 MHz ⁶		30 MHz ⁶		Unit
INO.			Expression	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$1.25 \times T_{C}$	62.5	—	41.7		ns
132	\overline{CAS} assertion to data valid (read)	t _{CAC}	T _C -7.5		42.5		25.8	ns
133	Column address valid to data valid (read)	t _{AA}	$1.5 \times T_{C} - 7.5$		67.5		42.5	ns
134	\overline{CAS} deassertion to data not valid (read hold time)	t _{OFF}	_	0.0	_	0.0	_	ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$0.75 \times T_{C} - 4.0$	33.5	_	21.0	_	ns
136	$\frac{Previous \overline{CAS} \text{ deassertion to}}{\overline{RAS} \text{ deassertion}}$	t _{RHCP}	$2 \times T_{C} - 4.0$	96.0	_	62.7	_	ns
137	CAS assertion pulse width	t _{CAS}	$0.75 \times T_{C} - 4.0$	33.5		21.0		ns
138	Last \overline{CAS} deassertion to \overline{RAS} deassertion ⁴ • BRW[1:0] = 00 • BRW[1:0] = 01 • BRW[1:0] = 10 • BRW[1:0] = 11	t _{CRP}	$\begin{array}{c} 1.75 \times T_{\rm C}-6.0 \\ 3.25 \times T_{\rm C}-6.0 \\ 4.25 \times T_{\rm C}-6.0 \\ 6.25 \times T_{\rm C}-6.0 \end{array}$	81.5 156.5 206.5 306.5		52.3 102.2 135.5 202.1		ns ns ns ns
139	CAS deassertion pulse width	t _{CP}	$0.5 \times T_{C} - 4.0$	21.0	_	12.7	_	ns
140	Column address valid to CAS assertion	t _{ASC}	$0.5 \times T_{C} - 4.0$	21.0	_	12.7	_	ns
141	\overline{CAS} assertion to column address not valid	t _{CAH}	$0.75 \times T_{C} - 4.0$	33.5	_	21.0	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$2 \times T_{C} - 4.0$	96.0	_	62.7	_	ns
143	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$0.75 \times T_{C} - 3.8$	33.7	_	21.2	_	ns
144	\overline{CAS} deassertion to \overline{WR} assertion	t _{RCH}	$0.25 \times T_{C} - 3.7$	8.8	_	4.6	_	ns
145	\overline{CAS} assertion to \overline{WR} deassertion	t _{WCH}	$0.5 \times T_{C} - 4.2$	20.8	_	12.5	_	ns
146	WR assertion pulse width	t _{WP}	$1.5 \times T_{C} - 4.5$	70.5		45.5		ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$1.75 \times T_{C} - 4.3$	83.2	_	54.0	_	ns

Table 2-9 DRAM Page Mode Timings, One Wait State (Low-Power Applic	$(ations)^{1, 2, 3}$
--	----------------------



No.	Characteristics	Course la cal	E-man-i-m	20 MHz ⁶		30 MHz ⁶		Unit
INU.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
148	WR assertion to CAS deassertion	t _{CWL}	$1.75 \times T_{C} - 4.3$	83.2		54.0		ns
149	Data valid to \overline{CAS} assertion (Write)	t _{DS}	$0.25 \times T_{C} - 4.0$	8.5	_	4.3		ns
150	CAS assertion to data not valid (write)	t _{DH}	$0.75 \times T_{C} - 4.0$	33.5	_	21.0	_	ns
151	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	T _C -4.3	45.7	_	29.0		ns
152	Last $\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$1.5 \times T_{C} - 4.0$	71.0	_	46.0	_	ns
153	$\overline{\text{RD}}$ assertion to data valid	t _{GA}	T _C -7.5		42.5		25.8	ns
154	$\overline{\text{RD}}$ deassertion to data not valid ⁵	t_{GZ}	_	0.0	_	0.0		ns
155	$\overline{\mathrm{WR}}$ assertion to data active	_	$0.75 \times T_{C} - 0.3$	37.2	_	24.7	_	ns
156	WR deassertion to data high impedance	_	$0.25 \times T_{C}$		12.5	_	8.3	ns

Table 2-9 DRAM Page Mode Timings, One Wait State (Low-Power Applications)^{1, 2, 3}

Notes: 1. The number of wait states for page mode access is specified in the DCR.

2. The refresh period is specified in the DCR.

3. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $2 \times T_C$ for read-after-read or write-after-write sequences).

4. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

- 5. $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.
- 6. Reduced DSP clock speed allows use of page mode DRAM with one wait state (see Figure 2-14).



N .T		C 1 1		66 N	/IHz	80 N	ИНz	TT •.
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$2.75 \times T_{C}$	41.7		34.4		ns
132	CAS assertion to data valid (read)	t _{CAC}	66 MHz: $1.5 \times T_{C} - 7.5$ 80 MHz: $1.5 \times T_{C} - 6.5$	_	15.2	_	 12.3	ns ns
133	Column address valid to data valid (read)	t _{AA}	66 MHz: $2.5 \times T_{C} - 7.5$ 80 MHz: $2.5 \times T_{C} - 6.5$	_	30.4		 24.8	ns ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}	_	0.0		0.0		ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$1.75 \times T_{C} - 4.0$	22.5		17.9	_	ns
136	Previous \overline{CAS} deassertion to \overline{RAS} deassertion	t _{RHCP}	$3.25 \times T_{C} - 4.0$	45.2		36.6	_	ns
137	\overline{CAS} assertion pulse width	t _{CAS}	$1.5 \times T_{C} - 4.0$	18.7	_	14.8		ns
138	Last \overline{CAS} deassertion to \overline{RAS} deassertion ⁶ • BRW[1:0] = 00 • BRW[1:0] = 01 • BRW[1:0] = 10 • BRW[1:0] = 11	t _{CRP}	$2.0 \times T_{C} - 6.0$ $3.5 \times T_{C} - 6.0$ $4.5 \times T_{C} - 6.0$ $6.5 \times T_{C} - 6.0$	24.4 47.2 62.4 92.8	 	19.0 37.8 50.3 75.3		ns ns ns ns
139	CAS deassertion pulse width	t _{CP}	$1.25 \times T_{C} - 4.0$	14.9		11.6	_	ns
140	Column address valid to CAS assertion	t _{ASC}	T _C - 4.0	11.2		8.5	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$1.75 \times T_{C} - 4.0$	22.5		17.9	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$3 \times T_C - 4.0$	41.5		33.5	_	ns
143	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$1.25 \times T_{C} - 3.8$	15.1		11.8	_	ns
144	\overline{CAS} deassertion to \overline{WR} assertion	t _{RCH}	$0.5 \times T_{C} - 3.7$	3.9		2.6	_	ns
145	\overline{CAS} assertion to \overline{WR} deassertion	t _{WCH}	$1.5 \times T_{C} - 4.2$	18.5		14.6	_	ns
146	WR assertion pulse width	t _{WP}	$2.5 \times T_{C} - 4.5$	33.4	_	26.8	_	ns

Table 2-10	DRAM Page Mode Timings, Two Wait States ^{1, 2, 3, 4} ,	, 5
------------	---	-----



NT.	Chamatariatian	C1 1	T	66 N	ΛHz	80 N	ΛHz	T T
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$2.75 \times T_{C} - 4.3$	37.4		30.1		ns
148	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$2.5 \times T_{C} - 4.3$	33.6	_	27.0	_	ns
149	Data valid to CAS assertion (write)	t _{DS}	66 MHz : $0.25 \times T_{C} - 3.7$ 80 MHz :	0.1	_	_		ns
150	CAS assertion to data not valid (write)	t _{DH}	$0.25 \times T_{\rm C} - 3.0$ 1.75 × T _C - 4.0	22.5		0.1 17.9		ns ns
151	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	T _C – 4.3	10.9		8.2		ns
152	Last $\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$2.5 \times T_{C} - 4.0$	33.9		27.3		ns
153	RD assertion to data valid	t _{GA}	66 MHz: $1.75 \times T_{C} - 7.5$ 80 MHz: $1.75 \times T_{C} - 6.5$	_	19.0	_		ns ns
154	$\overline{\text{RD}}$ deassertion to data not valid ⁷	t _{GZ}	_	0.0		0.0		ns
155	$\overline{\mathrm{WR}}$ assertion to data active		$0.75 \times T_{\rm C} - 0.3$	11.1		9.1		ns
156	WR deassertion to data high impedance		$0.25 \times T_{C}$	-	3.8		3.1	ns
Notes	 The number of wait state The refresh period is special The asynchronous delays All the timings are calcul t_{PC} equals 3 × T_C for read There are not any DRAM BRW[1:0] (DRAM Controceach DRAM out-of-page 	cified in the s specified in ated for the l-after-read of s fast enoug ol Register bi	DCR. the expressions are va worst case. Some of th or write-after-write sec h to fit two wait states	alid for DS te timings a quences). 5 in Page m	P56307. tre better ode at 10)0MHz (see Figu	re 2-14)

Table 2-10	DRAM Page Mode T	Fimings, Two Wait St	ates ^{1, 2, 3, 4, 5} (Continued)
	0	0,	· · · · · · · · · · · · · · · · · · ·

each DRAM out-of-page access.
7. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ.}



		a 1 1		66 N	/IHz	80 MHz		100 MHz		
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	3.5 × T _C	53.0	_	43.8	_	35.0	_	ns
132	TAS assertion to data valid (read)	t _{CAC}	66 MHz: 2 × T _C − 7.5 80 MHz:	_	22.8					ns
			2 × T _C – 6.5 100 MHz:	-	_	_	18.5	_	_	ns
			$2 \times T_{C} - 5.7$				—		14.3	ns
133	Column address valid to data valid (read)	t _{AA}	66 MHz : 3 × T _C − 7.5 80 MHz :	_	37.9		_	_		ns
			$3 \times T_{C} - 6.5$ 100 MHz : $3 \times T_{C} - 5.7$	— _			31.0		 24.3	ns ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}	_	0.0		0.0		0.0		ns
135	Last CAS assertion to RAS deassertion	t _{RSH}	$2.5 \times T_{C} - 4.0$	33.9		27.3		21.0		ns
136	Previous CAS deassertion to RAS deassertion	t _{RHCP}	$4.5 \times T_{C} - 4.0$	64.2		52.3		41.0		ns
137	CAS assertion pulse width	t _{CAS}	$2 \times T_C - 4.0$	26.3		21.0		16.0		ns
138	Last \overline{CAS} deassertion to \overline{RAS} deassertion ⁵ • BRW[1:0] = 00 • BRW[1:0] = 01 • BRW[1:0] = 10 • BRW[1:0] = 11	t _{CRP}	$2.25 \times T_{C} - 6.0$ $3.75 \times T_{C} - 6.0$ $4.75 \times T_{C} - 6.0$ $6.75 \times T_{C} - 6.0$	28.2 51.0 66.2 96.6		22.2 40.9 53.4 78.4		16.5 31.5 41.5 61.5		ns ns ns ns
139	CAS deassertion pulse width	t _{CP}	$1.5 \times T_{C} - 4.0$	18.7		14.8		11.0	_	ns
140	Column address valid to \overline{CAS} assertion	t _{ASC}	T _C -4.0	11.2	_	8.5	_	6.0	_	ns
141	CAS assertion to column address not valid	t _{CAH}	$2.5 \times T_{C} - 4.0$	33.9	_	27.3	_	21.0	_	ns
142	Last column address valid to RAS deassertion	t _{RAL}	$4 \times T_C - 4.0$	56.6	_	46.0		36.0	_	ns
143	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$1.25 \times T_{C} - 3.8$	15.1	—	11.8	—	8.7	_	ns
144	\overline{CAS} deassertion to \overline{WR} assertion	t _{RCH}	$0.75 \times T_{C} - 3.7$	7.7	_	5.7	_	3.8	_	ns

Table 2-11	DRAM Page Mode Timings, Three Wait States ^{1, 2, 3, 4}
------------	---



NT	Character i ti	C 1 1	F	66 N	/IHz	80 N	/IHz	100]	MHz	TT •-
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
145	\overline{CAS} assertion to \overline{WR} deassertion	t _{WCH}	$2.25 \times T_{C} - 4.2$	29.9		23.9		18.3		ns
146	WR assertion pulse width	t _{WP}	$3.5 \times T_{C} - 4.5$	48.5		39.3		30.5		ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$3.75 \times T_{C} - 4.3$	52.5		42.6		33.2		ns
148	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$3.25 \times T_{C} - 4.3$	44.9		36.3		28.2		ns
149	Data valid to \overline{CAS} assertion (write)	t _{DS}	$0.5 \times T_{C} - 4.0$	3.6		2.3		1.0		ns
150	CAS assertion to data not valid (write)	t _{DH}	$2.5 \times T_{C} - 4.0$	33.9		27.3		21.0		ns
151	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$1.25 \times T_{C} - 4.3$	14.6		11.3		8.2		ns
152	Last \overline{RD} assertion to \overline{RAS} deassertion	t _{ROH}	$3.5 \times T_{C} - 4.0$	49.0		39.8		31.0		ns
153	RD assertion to data valid	t _{GA}	66 MHz : 2.5 × T_C - 7.5 80 MHz : 2.5 × T_C - 6.5		30.4		 24.8			ns ns
			100 MHz : 2.5 × T _C – 5.7	_	_	_	_		19.3	ns
154	$\overline{\text{RD}}$ deassertion to data not valid ⁶	t _{GZ}	_	0.0		0.0		0.0		ns
155	$\overline{\mathrm{WR}}$ assertion to data active		$0.75 \times T_{C} - 0.3$	11.1		9.1		7.2		ns
156	WR deassertion to data high impedance	_	$0.25 \times T_{C}$	_	3.8		3.1	_	2.5	ns

Table 2-11 DRAM Page Mode	Timings, Three Wait States ^{1, 2, 3, 4}
-----------------------------------	--

2. The refresh period is specified in the DCR.

3. The asynchronous delays specified in the expressions are valid for DSP56307.

4. All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t_{PC} equals $4 \times T_C$ for read-after-read or write-after-write sequences).

5. BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of page-access.

6. $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.



Freescale Semiconductor, Inc.

Specifications

				66 N	ИНz	80 N	ИНz	100	MHz	
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
131	Page mode cycle time	t _{PC}	$4.5 \times T_{C}$	68.2		56.3		45.0		ns
132	CAS assertion to data valid (read)	t _{CAC}	66 MHz : 2.75 × T _C − 7.5 80 MHz :	_	34.2		_	_		ns
			$2.75 \times T_{C} - 6.5$ 100 MHz :	-	_	_	27.9	-		ns
			$2.75 \times T_{C} - 5.7$						21.8	ns
133	Column address valid to data valid (read)	t _{AA}	66 MHz: 3.75 × T _C − 7.5 80 MHz:	–	49.3	_	_	-		ns
			$3.75 \times T_{C} - 6.5$ 100 MHz :	-	_		40.4	_		ns
			$3.75 \times T_{C} - 5.7$	_	_		—	_	31.8	ns
134	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0		0.0	_	0.0		ns
135	Last \overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$3.5 \times T_{C} - 4.0$	49.0	_	39.8	_	31.0	_	ns
136	Previous \overline{CAS} deassertion to \overline{RAS} deassertion	t _{RHCP}	$6 \times T_C - 4.0$	86.9	_	71.0		56.0		ns
137	CAS assertion pulse width	t _{CAS}	$2.5 \times T_{C} - 4.0$	33.9		27.3		21.0		ns
138	Last \overline{CAS} deassertion to \overline{RAS} deassertion ⁵ • BRW[1:0] = 00 • BRW[1:0] = 01 • BRW[1:0] = 10 • BRW[1:0] = 11	t _{CRP}	$2.75 \times T_{C} - 6.0$ $4.25 \times T_{C} - 6.0$ $5.25 \times T_{C} - 6.0$ $6.25 \times T_{C} - 6.0$	35.8 58.6 73.8 89.0		28.4 47.2 59.7 72.2		21.5 36.5 46.5 56.5		ns ns ns ns
139	CAS deassertion pulse width	t _{CP}	$2 \times T_C - 4.0$	26.3	_	21.0	_	16.0		ns
140	Column address valid to CAS assertion	t _{ASC}	$T_{C} - 4.0$	11.2	_	8.5		6.0		ns
141	CAS assertion to column address not valid	t _{CAH}	$3.5 \times T_{C} - 4.0$	49.0	_	39.8	_	31.0		ns
142	Last column address valid to RAS deassertion	t _{RAL}	$5 \times T_C - 4.0$	71.8		58.5		46.0		ns
143	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$1.25 \times T_{C} - 3.8$	15.1	_	11.8		8.7		ns
144	\overline{CAS} deassertion to \overline{WR} assertion	t _{RCH}	$1.25 \times T_{C} - 3.7$	15.2		11.9		8.8		ns

Table 2-12	DRAM Page Mode Timings, Four Wait States ^{1, 2, 3, 4}	



NT -	Characteristics	C 1 1	E	66 N	ИНz	80 N	ΛHz	100	MHz	TT *
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
145	CAS assertion to WR deassertion	t _{WCH}	$3.25 \times T_{C} - 4.2$	45.0	_	36.4		28.3	_	ns
146	$\overline{\mathrm{WR}}$ assertion pulse width	t _{WP}	$4.5 \times T_{C} - 4.5$	63.7		51.8		40.5		ns
147	Last \overline{WR} assertion to \overline{RAS} deassertion	t _{RWL}	$4.75 \times T_{\rm C} - 4.3$	67.7		55.1		43.2		ns
148	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$3.75 \times T_{C} - 4.3$	52.5	_	42.6		33.2	_	ns
149	Data valid to \overline{CAS} assertion (write)	t _{DS}	$0.5 \times T_{C} - 4.0$	3.6	_	2.3		1.0	_	ns
150	CAS assertion to data not valid (write)	t _{DH}	$3.5 \times T_{C} - 4.0$	49.0	_	39.8		31.0	_	ns
151	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$1.25 \times T_{C} - 4.3$	14.6	_	11.3		8.2	_	ns
152	Last $\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$4.5 \times T_{C} - 4.0$	64.2	_	52.3		41.0	_	ns
153	RD assertion to data valid	t _{GA}	66 MHz : 3.25 × T _C − 7.5 80 MHz :	_	41.7			_		ns
			$3.25 \times T_{C} - 6.5$ 100 MHz : $3.25 \times T_{C} - 5.7$	_	_	_	34.1	_	 26.8	ns ns
154	RD deassertion to data not valid ⁶	t _{GZ}	-	0.0		0.0		0.0		ns
155	WR assertion to data active		$0.75 \times T_{C} - 0.3$	11.1		9.1		7.2		ns
156	WR deassertion to data high impedance	_	$0.25 \times T_{C}$	-	3.8	—	3.1	-	2.5	ns
Notes:	 The number of wait state The refresh period is special The asynchronous delays All the timings are calcul t_{PC} equals 3 × T_C for read BRW[1:0] (DRAM control 	cified in the specified ated for the l-after-read l register bi	e DCR. in the expressions a e worst case. Some l or write-after-writ	are valio of the ti te seque	l for D9 imings nces).	GP5630 are bet	ter for	-		0

Table 2-12	DRAM Page Mode	Timings, Four Wait States ^{1, 2, 3}	^{3, 4} (Continued)
	0	U [,]	````

DRAM out-of-page access.

 $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not 6. t_{GZ}.






Figure 2-15 DRAM Page Mode Write Accesses






Figure 2-16 DRAM Page Mode Read Accesses






Figure 2-17 DRAM Out-of-Page	Wait States Selection Guide
Hguit 2-17 Diami Out of Lage	Wall States Sciention Guide

Table 2-13	DRAM Out-of-Page and Refr	resh Timings, Four Wait States ^{1, 2}
-------------------	---------------------------	--

No.	Characteristics ³	Symbol	Expression	20 MHz ⁴		30 N	Unit	
110.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Oint
157	Random read or write cycle time	t _{RC}	$5 \times T_C$	250.0		166.7	_	ns
158	RAS assertion to data valid (read)	t _{RAC}	2.75 × T _C – 7.5	_	130.0		84.2	ns
159	CAS assertion to data valid (read)	t _{CAC}	1.25 × T _C – 7.5	_	55.0	_	34.2	ns
160	Column address valid to data valid (read)	t _{AA}	$1.5 \times T_{C} - 7.5$	_	67.5	_	42.5	ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0	_	0.0		ns



No.	Characteristics ³	Symbol Expression	20 N	1Hz ⁴	30 N	Unit		
110.	Characteristics	Symbol	Expression	Min	Max	Min	Max	
162	$\overline{\text{RAS}}$ deassertion to $\overline{\text{RAS}}$ assertion	t _{RP}	$1.75 \times T_{C} - 4.0$	83.5		54.3		ns
163	RAS assertion pulse width	t _{RAS}	$3.25 \times T_{C} - 4.0$	158.5		104.3		ns
164	\overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$1.75 \times T_{C} - 4.0$	83.5	_	54.3	_	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t _{CSH}	$2.75 \times T_{C} - 4.0$	133.5	_	87.7	_	ns
166	CAS assertion pulse width	t _{CAS}	$1.25 \times T_{C} - 4.0$	58.5	_	37.7	_	ns
167	$\overline{\text{RAS}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{RCD}	$1.5 \times T_C \pm 2$	73.0	77.0	48.0	52.0	ns
168	\overline{RAS} assertion to column address valid	t _{RAD}	$1.25 \times T_C \pm 2$	60.5	64.5	39.7	43.7	ns
169	\overline{CAS} deassertion to \overline{RAS} assertion	t _{CRP}	$2.25 \times T_{C} - 4.0$	108.5	_	71.0	_	ns
170	CAS deassertion pulse width	t _{CP}	$1.75 \times T_{C} - 4.0$	83.5	_	54.3	_	ns
171	Row address valid to RAS assertion	t _{ASR}	$1.75 \times T_{C} - 4.0$	83.5	_	54.3	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.25 \times T_{C} - 4.0$	58.5	_	37.7	_	ns
173	Column address valid to CAS assertion	t _{ASC}	$0.25 \times T_{C} - 4.0$	8.5	_	4.3	_	ns
174	\overline{CAS} assertion to column address not valid	t _{CAH}	$1.75 \times T_{C} - 4.0$	83.5	_	54.3		ns
175	RAS assertion to column address not valid	t _{AR}	$3.25 \times T_{C} - 4.0$	158.5		104.3		ns
176	$\frac{\text{Column address valid to}}{\overline{\text{RAS}} \text{ deassertion}}$	t _{RAL}	$2 \times T_{C} - 4.0$	96.0		62.7		ns
177	\overline{WR} deassertion to \overline{CAS} assertion	t _{RCS}	$1.5 \times T_{C} - 3.8$	71.2		46.2		ns
178	\overline{CAS} deassertion to \overline{WR} assertion	t _{RCH}	$0.75 \times T_{C} - 3.7$	33.8		21.3		ns
179	\overline{RAS} deassertion to \overline{WR} assertion	t _{RRH}	$0.25 \times T_{C} - 3.7$	8.8	_	4.6	_	ns

 Table 2-13
 DRAM Out-of-Page and Refresh Timings, Four Wait States^{1, 2} (Continued)



External Memory Interface (Port A)

No.	Characteristics ³	Symbol	nbol Expression 20 MHz ⁴ 30 MHz ⁴		20 MHz ⁴		1Hz ⁴	Unit
110.	Characteristics	Symbol	Expression	Min	Max	Min	Max	UIII
180	\overline{CAS} assertion to \overline{WR} deassertion	t _{WCH}	$1.5 \times T_{C} - 4.2$	70.8	_	45.8	_	ns
181	\overline{RAS} assertion to \overline{WR} deassertion	t _{WCR}	$3 \times T_{C} - 4.2$	145.8		95.8	_	ns
182	WR assertion pulse width	t _{WP}	$4.5 \times T_{\rm C} - 4.5$	220.5	_	145.5	_	ns
183	$\overline{\text{WR}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{RWL}	$4.75 \times T_{C} - 4.3$	233.2	_	154.0	_	ns
184	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$4.25 \times T_{C} - 4.3$	208.2	_	137.4	_	ns
185	Data valid to \overline{CAS} assertion (write)	t _{DS}	$2.25 \times T_{C} - 4.0$	108.5	_	71.0	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$1.75 \times T_{C} - 4.0$	83.5	_	54.3	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$3.25 \times T_{C} - 4.0$	158.5		104.3	_	ns
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$3 \times T_{C} - 4.3$	145.7	_	95.7	_	ns
189	\overline{CAS} assertion to \overline{RAS} assertion (refresh)	t _{CSR}	$0.5 \times T_{C} - 4.0$	21.0	_	12.7	_	ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$1.25 \times T_{C} - 4.0$	58.5	_	37.7	_	ns
191	RD assertion to RAS deassertion	t _{ROH}	$4.5 \times T_{C} - 4.0$	221.0		146.0		ns
192	$\overline{\text{RD}}$ assertion to data valid	t _{GA}	$4 \times T_{C} - 7.5$	_	192.5	_	125.8	ns
193	$\overline{\text{RD}}$ deassertion to data not valid ³	t_{GZ}	_	0.0	_	0.0	_	ns
194	$\overline{\text{WR}}$ assertion to data active	_	$0.75 \times T_{C} - 0.3$	37.2		24.7		ns
195	WR deassertion to data high impedance	_	$0.25 \times T_{C}$	_	12.5		8.3	ns

Table 2-13	DRAM Out-of-Page and Refres	h Timings, Four Wait States ^{1, 2} (C	Continued)
------------	-----------------------------	--	------------

2. The refresh period is specified in the DCR.

3. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.

Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states 4. (see Figure 2-17).



ЪT		C 1 1		66 N	ΛHz	80 N	80 MHz		100 MHz	
No.	Characteristics ³	Symbol	Expression ⁴	Min	Max	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$9 \times T_C$	136.4	_	112.5		90.0		ns
158	RAS assertion to data valid (read)	t _{RAC}	66 MHz: $4.75 \times T_{C} - 7.5$ 80 MHz: $4.75 \times T_{C} - 6.5$ 100 MHz: $4.75 \times T_{C} - 5.7$	-	64.5		 52.9		 41.8	ns ns ns
159	CAS assertion to data valid (read)	t _{CAC}	66 MHz: 2.25 × $T_C - 7.5$ 80 MHz: 2.25 × $T_C - 6.5$ 100 MHz: 2.25 × $T_C - 5.7$		 		 21.6			ns ns ns
160	Column address valid to data valid (read)	t _{AA}	66 MHz: $3 \times T_{C} - 7.5$ 80 MHz: $3 \times T_{C} - 6.5$ 100 MHz: $3 \times T_{C} - 5.7$	-	40.0				 24.3	ns ns ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}		0.0		0.0		0.0		ns
162	RAS deassertion to RAS assertion	t _{RP}	$3.25 \times T_{C} - 4.0$	45.2	_	36.6		28.5	_	ns
163	RAS assertion pulse width	t _{RAS}	$5.75 \times T_{C} - 4.0$	83.1	_	67.9		53.5	_	ns
164	\overline{CAS} assertion to \overline{RAS} deassertion	t _{RSH}	$3.25 \times T_{C} - 4.0$	45.2		36.6	_	28.5	_	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t _{CSH}	$4.75 \times T_{C} - 4.0$	68.0	_	55.4	_	43.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$2.25 \times T_{C} - 4.0$	30.1		24.1	_	18.5		ns
167	RAS assertion to CAS assertion	t _{RCD}	$2.5 \times T_{C} \pm 2$	35.9	39.9	29.3	33.3	23.0	27.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 \times T_{C} \pm 2$	24.5	28.5	19.9	23.9	15.5	19.5	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$4.25 \times T_{C} - 4.0$	59.8		49.1		38.5		ns
170	CAS deassertion pulse width	t _{CP}	$2.75 \times T_{C} - 4.0$	37.7		30.4		23.5		ns

 Table 2-14
 DRAM Out-of-Page and Refresh Timings, Eight Wait States^{1, 2}



NT		Symbol European 4	Hz 80 MHz		100 MHz					
No.	Characteristics ³	Symbol	Expression ⁴	Min	Max	Min	Max	Min	Max	Unit
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$3.25 \times T_{C} - 4.0$	45.2		36.6		28.5	_	ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 \times T_{\rm C} - 4.0$	22.5		17.9		13.5		ns
173	Column address valid to CAS assertion	t _{ASC}	$0.75 \times T_{\rm C} - 4.0$	7.4		5.4		3.5		ns
174	CAS assertion to column address not valid	t _{CAH}	$3.25 \times T_{C} - 4.0$	45.2		36.6		28.5		ns
175	RAS assertion to column address not valid	t _{AR}	$5.75 \times T_{C} - 4.0$	83.1	_	67.9	_	53.5	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$4 \times T_C - 4.0$	56.6	_	46.0	_	36.0	_	ns
177	$\overline{\text{WR}}$ deassertion to $\overline{\text{CAS}}$ assertion	t _{RCS}	$2 \times T_C - 3.8$	26.5	_	21.2	_	16.2	_	ns
178	\overline{CAS} deassertion to \overline{WR}^5 assertion	t _{RCH}	$1.25 \times T_{C} - 3.7$	15.2	_	11.9	_	8.8	_	ns
179	\overline{RAS} deassertion to \overline{WR}^5 assertion	t _{RRH}	66 MHz : $0.25 \times T_{C} - 3.7$ 80 MHz :	0.1	_	_	_	_	_	ns
			$0.25 \times T_{C} - 3.0$ 100 MHz : $0.25 \times T_{C} - 2.4$		_	0.1	_	0.1	_	ns ns
180	CAS assertion to WR deassertion	t _{WCH}	$3 \times T_C - 4.2$	41.3		33.3		25.8		ns
181	RAS assertion to WR deassertion	t _{WCR}	$5.5 \times T_{C} - 4.2$	79.1	_	64.6		50.8	_	ns
182	WR assertion pulse width	t _{WP}	$8.5 \times T_{C} - 4.5$	124.3		101.8		80.5		ns
183	WR assertion to RAS deassertion	t _{RWL}	$8.75 \times T_{C} - 4.3$	128.3	_	105.1	_	83.2	_	ns
184	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$7.75 \times T_{C} - 4.3$	113.1	_	92.6	_	73.2	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$4.75 \times T_{C} - 4.0$	68.0		55.4		43.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$3.25 \times T_{C} - 4.0$	45.2		36.6		28.5	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$5.75 \times T_{\rm C} - 4.0$	83.1	_	67.9		53.5	_	ns

Table 2-14	DRAM Out-of-Page and Refresh	n Timings, Eight Wait States ^{1, 2} (Conti	nued)
------------	------------------------------	---	-------



N T		<u> </u>		66 N	/Hz	80 MHz		100 MHz		.
No.	Characteristics ³	Symbol	Expression ⁴	Min	Max	Min	Max	Min	Max	Unit
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$5.5 \times T_{C} - 4.3$	79.0		64.5	_	50.7	_	ns
189	\overline{CAS} assertion to \overline{RAS} assertion (refresh)	t _{CSR}	$1.5 \times T_{C} - 4.0$	18.7		14.8		11.0		ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$1.75 \times T_{C} - 4.0$	22.5		17.9		13.5		ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$8.5 \times T_{C} - 4.0$	124.8		102.3		81.0		ns
192	$\overline{\mathrm{RD}}$ assertion to data valid	t _{GA}	66 MHz: 7.5 × T _C − 7.5 80 MHz:	_	106.1			_		ns
			$7.5 \times T_{C} - 6.5$ 100 MHz : $7.5 \times T_{C} - 5.7$	— _			87.3		— 69.3	ns ns
193	$\overline{\text{RD}}$ deassertion to data not valid ³	t _{GZ}	0.0	0.0		0.0		0.0		ns
194	$\overline{\mathrm{WR}}$ assertion to data active		$0.75 \times T_{C} - 0.3$	11.1		9.1	_	7.2	_	ns
195	WR deassertion to data high impedance		$0.25 \times T_{C}$	_	3.8		3.1	_	2.5	ns

Table 2-14	DRAM Out-of-Page and Refresh	n Timings, Eight Wait States ^{1, 2}	(Continued)
		$\sigma^{-\gamma}$ $\sigma^{-\gamma}$ $\sigma^{-\gamma}$ $\sigma^{-\gamma}$	()

3. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.

The asynchronous delays specified in the expressions are valid for DSP56307. 4.

5. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.



External Memory Interface (Port A)

NT		C 1 1	4	66 N	1Hz	80 N	/Hz	100 I	MHz	TT •-
No.	Characteristics ³	Symbol	Expression ⁴	Min	Max	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$12 \times T_C$	181.8		150.0		120.0		ns
158	RAS assertion to data valid (read)	t _{RAC}	66 MHz : 6.25 × T _C − 7.5 80 MHz :	_	87.2		_	_	_	ns
			$6.25 \times T_{C} - 6.5$ 100 MHz : $6.25 \times T_{C} - 5.7$	_	_	_	71.6	_	— 56.8	ns ns
159	\overline{CAS} assertion to data valid (read)	t _{CAC}	66 MHz: $3.75 \times T_{C} - 7.5$ 80 MHz:		49.3				_	ns
			3.75 × T _C – 6.5 100 MHz :	_	—	—	40.4	_	_	ns
			$3.75 \times T_{C} - 5.7$						31.8	ns
160	Column address valid to data valid (read)	t _{AA}	66 MHz : 4.5 × T _C − 7.5 80 MHz :	_	60.7	_	_	_	_	ns
			$4.5 \times T_{C} - 6.5$ 100 MHz :				49.8			ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}	4.5 × T _C – 5.7	0.0		0.0		0.0		ns ns
162	RAS deassertion to RAS assertion	t _{RP}	$4.25 \times T_{C} - 4.0$	60.4		49.1		38.5		ns
163	RAS assertion pulse width	t _{RAS}	$7.75 \times T_{C} - 4.0$	113.4		92.9	_	73.5		ns
164	CAS assertion to RAS deassertion	t _{RSH}	$5.25 \times T_{C} - 4.0$	75.5		61.6	_	48.5	_	ns
165	RAS assertion to CAS deassertion	t _{CSH}	$6.25 \times T_{C} - 4.0$	90.7		74.1	_	58.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$3.75 \times T_{C} - 4.0$	52.8		42.9	_	33.5	_	ns
167	\overline{RAS} assertion to \overline{CAS} assertion	t _{RCD}	$2.5 \times T_{C} \pm 2$	35.9	39.9	29.3	33.3	23.0	27.0	ns
168	RAS assertion to column address valid	t _{RAD}	$1.75 \times T_C \pm 2$	24.5	28.5	19.9	23.9	15.5	19.5	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$5.75 \times T_{C} - 4.0$	83.1		67.9	_	53.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$4.25 \times T_{C} - 4.0$	60.4		49.1		38.5		ns

 Table 2-15
 DRAM Out-of-Page and Refresh Timings, Eleven Wait States^{1, 2}



Freescale Semiconductor, Inc.

N T			4	66 N	ΛHz	80 N	/Hz	100 MHz		TT •
No.	Characteristics ³	Symbol	Expression ⁴	Min	Max	Min	Max	Min	Max	Unit
171	Row address valid to RAS assertion	t _{ASR}	$4.25 \times T_{C} - 4.0$	60.4		49.1		38.5		ns
172	RAS assertion to row address not valid	t _{RAH}	$1.75 \times T_{C} - 4.0$	22.5		17.9		13.5		ns
173	Column address valid to CAS assertion	t _{ASC}	$0.75 \times T_{\rm C} - 4.0$	7.4		5.4		3.5	_	ns
174	CAS assertion to column address not valid	t _{CAH}	$5.25 \times T_{C} - 4.0$	75.5		61.6		48.5	_	ns
175	RAS assertion to column address not valid	t _{AR}	$7.75 \times T_{C} - 4.0$	113.4	_	92.9		73.5	_	ns
176	Column address valid to RAS deassertion	t _{RAL}	$6 \times T_{C} - 4.0$	86.9		71.0		56.0	_	ns
177	$\overline{\rm WR}$ deassertion to $\overline{\rm CAS}$ assertion	t _{RCS}	$3.0 \times T_{C} - 3.8$	41.7		33.7		26.2	_	ns
178	$\overline{\text{CAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RCH}	$1.75 \times T_{C} - 3.7$	22.8		18.2		13.8	_	ns
179	$\overline{\text{RAS}}$ deassertion to $\overline{\text{WR}}^5$ assertion	t _{RRH}	66 MHz : 0.25 × T _C − 3.7 80 MHz :	0.1						ns
			$0.25 \times T_{C} - 3.0$ 100 MHz : $0.25 \times T_{C} - 2.4$			0.1	_	0.1	_	ns ns
180	CAS assertion to WR deassertion	t _{WCH}	$5 \times T_C - 4.2$	71.6		58.3		45.8		ns
181	RAS assertion to WR deassertion	t _{WCR}	$7.5 \times T_{C} - 4.2$	109.4	_	89.6		70.8	_	ns
182	WR assertion pulse width	t _{WP}	11.5 × T _C – 4.5	169.7	_	139.3	_	110.5		ns
183	WR assertion to RAS deassertion	t _{RWL}	$11.75 \times T_{C} - 4.3$	173.7		142.7		113.2	_	ns
184	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ deassertion	t _{CWL}	$10.25 \times T_{C} - 4.3$	151.0	_	130.1	—	103.2	_	ns
185	Data valid to CAS assertion (write)	t _{DS}	$5.75 \times T_{C} - 4.0$	83.1	_	67.9	_	53.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$5.25 \times T_{C} - 4.0$	75.5	_	61.6	_	48.5	_	ns
187	RAS assertion to data not valid (write)	t _{DHR}	$7.75 \times T_{C} - 4.0$	113.4		92.9	_	73.5	_	ns

Table 2-15	DRAM Out-of-Page and Refresh	Timings, Eleven Wait States	^{1, 2} (Continued)
		0-,	(/



External Memory Interface (Port A)

N T		c 1 1		66 N	/Hz	80 N	/Hz	100 N	MHz	.
No.	Characteristics ³	Symbol	Expression ⁴	Min	Max	Min	Max	Min	Max	Unit
188	$\overline{\text{WR}}$ assertion to $\overline{\text{CAS}}$ assertion	t _{WCS}	$6.5 \times T_{C} - 4.3$	94.2		77.0		60.7		ns
189	CAS assertion to RAS assertion (refresh)	t _{CSR}	$1.5 \times T_{C} - 4.0$	18.7		14.8		11.0		ns
190	\overline{RAS} deassertion to \overline{CAS} assertion (refresh)	t _{RPC}	$2.75 \times T_{\rm C} - 4.0$	37.7		30.4		23.5		ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$11.5 \times T_{C} - 4.0$	170.2		139.8		111.0		ns
192	$\overline{\mathrm{RD}}$ assertion to data valid	t _{GA}	66 MHz : 10 × T _C − 7.5 80 MHz :	_	144.0	_				ns
			$10 \times T_{\rm C} - 6.5$ 100 MHz :	_	—	—	118.5	—	—	ns
			$10 \times T_{C} - 5.7$	—	—	—	—	—	94.3	ns
193	$\overline{\text{RD}}$ deassertion to data not valid ³	t _{GZ}		0.0		0.0		0.0	_	ns
194	$\overline{\mathrm{WR}}$ assertion to data active		$0.75 \times T_{C} - 0.3$	11.1		9.1		7.2		ns
	WR deassertion to data high impedance		$0.25 \times T_{C}$	_	3.8	_	3.1	—	2.5	ns

Table 2-15 DRAM	A Out-of-Page and Refresh	Timings, Eleven	Wait States ^{1, 2} (Continued)
-----------------	---------------------------	-----------------	-------------------------------	------------

The refresh period is specified in the DCR. 2.

3. RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.

The asynchronous delays specified in the expressions are valid for DSP56307. 4.

5. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.



ЪT		0 1 1	. .	66 N	/IHz	80 N	/IHz	100 I	MHz	T T •.
No.	Characteristics ³	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
157	Random read or write cycle time	t _{RC}	$16 \times T_C$	242.4		200.0		160.0		ns
158	RAS assertion to data valid (read)	t _{RAC}	66 MHz: 8.25 × T _C − 7.5 80 MHz:	_	117.5					ns
			$8.25 \times T_{C} - 6.5$ 100 MHz : $8.25 \times T_{C} - 5.7$				96.6		— 76.8	ns ns
159	\overline{CAS} assertion to data valid (read)	t _{CAC}	66 MHz: $4.75 \times T_{C} - 7.5$ 80 MHz:		64.5				_	ns
			$4.75 \times T_{C} - 6.5$ 100 MHz :	_	_	_	52.9	_	_	ns
			$4.75 \times T_{C} - 5.7$						41.8	ns
160	Column address valid to data valid (read)	t _{AA}	66 MHz : 5.5 × T _C − 7.5 80 MHz :	_	75.8		_			ns
			$5.5 \times T_{C} - 6.5$ 100 MHz : $5.5 \times T_{C} - 5.7$	_	_		62.3	_		ns ns
161	CAS deassertion to data not valid (read hold time)	t _{OFF}	0.0	0.0		0.0		0.0	_	ns
162	RAS deassertion to RAS assertion	t _{RP}	$6.25 \times T_{C} - 4.0$	90.7	_	74.1		58.5		ns
163	RAS assertion pulse width	t _{RAS}	$9.75 \times T_{C} - 4.0$	143.7	_	117.9	_	93.5	_	ns
164	CAS assertion to RAS deassertion	t _{RSH}	$6.25 \times T_{C} - 4.0$	90.7	_	74.1	_	58.5	_	ns
165	\overline{RAS} assertion to \overline{CAS} deassertion	t _{CSH}	$8.25 \times T_{C} - 4.0$	121.0	_	99.1	_	78.5	_	ns
166	CAS assertion pulse width	t _{CAS}	$4.75 \times T_{C} - 4.0$	68.0	_	55.4	_	43.5	_	ns
167	\overline{RAS} assertion to \overline{CAS} assertion	t _{RCD}	$3.5 \times T_C \pm 2$	51.0	55.0	41.8	45.8	33.0	37.0	ns
168	RAS assertion to column address valid	t _{RAD}	$2.75 \times T_{C} \pm 2$	39.7	43.7	32.4	36.4	25.5	29.5	ns
169	CAS deassertion to RAS assertion	t _{CRP}	$7.75 \times T_{C} - 4.0$	113.4	_	92.9		73.5	_	ns
170	CAS deassertion pulse width	t _{CP}	$6.25 \times T_{C} - 4.0$	90.7	_	74.1	_	58.5		ns

 Table 2-16
 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2}



	Table 2-16 DRAM Out-of-r						1100		innue	u)
No.	Characteristics ³	Symbol	Expression	66 N	/Hz	80 N	/Hz	100 l	MHz	Unit
110.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Min	Max	UIII
171	Row address valid to \overline{RAS} assertion	t _{ASR}	$6.25 \times T_{C} - 4.0$	90.7		74.1		58.5		ns
172	RAS assertion to row address not valid	t _{RAH}	$2.75 \times T_{C} - 4.0$	37.7		30.4		23.5		ns
173	Column address valid to \overline{CAS} assertion	t _{ASC}	$0.75 \times T_{C} - 4.0$	7.4		5.4		3.5		ns
174	CAS assertion to column address not valid	t _{CAH}	$6.25 \times T_{C} - 4.0$	90.7	_	74.1	_	58.5		ns
175	RAS assertion to column address not valid	t _{AR}	$9.75 \times T_{C} - 4.0$	143.7	_	117.9		93.5		ns
176	Column address valid to \overline{RAS} deassertion	t _{RAL}	$7 \times T_{C} - 4.0$	102.1	_	83.5	_	66.0		ns
177	WR deassertion to CAS assertion	t _{RCS}	$5 \times T_{C} - 3.8$	72.0	_	58.7	_	46.2		ns
178	\overline{CAS} deassertion to \overline{WR} assertion ⁴	t _{RCH}	$1.75 \times T_{C} - 3.7$	22.8		18.2	_	13.8		ns
179	\overline{RAS} deassertion to \overline{WR} assertion ⁴	t _{RRH}	66 MHz : 0.25 × T _C − 3.7 80 MHz :	0.1	_	_	_	_	_	ns
			$0.25 \times T_{C} - 3.0$ 100 MHz : $0.25 \times T_{C} - 2.4$	_	_	0.1	_	0.1	_	ns ns
180	\overline{CAS} assertion to \overline{WR} deassertion	t _{WCH}	$6 \times T_{C} - 4.2$	86.7		70.8		55.8		ns
181	RAS assertion to WR deassertion	t _{WCR}	$9.5 \times T_{C} - 4.2$	139.7		114.6	_	90.8		ns
182	WR assertion pulse width	t _{WP}	$15.5 \times T_{C} - 4.5$	230.3		189.3	_	150.5		ns
183	WR assertion to RAS deassertion	t _{RWL}	$15.75 \times T_{C} - 4.3$	234.3		192.6		153.2		ns
184	WR assertion to CAS deassertion	t _{CWL}	66–80 MHz: 14.25 × T_C – 4.3 100 MHz: 14.75 × T_C – 4.3	211.6	_	180.1	_			ns ns
185	Data valid to \overline{CAS} assertion (write)	t _{DS}	$8.75 \times T_{C} - 4.0$	128.6		105.4		83.5	_	ns
186	CAS assertion to data not valid (write)	t _{DH}	$6.25 \times T_{C} - 4.0$	90.7		74.1		58.5	_	ns
	•									·

Table 2-16	DRAM Out-of-Page and Refresh Timings, Fifteen	Wait States ^{1, 2} (Continued)
------------	---	---



NT.		Court 1	E	66 N	/Hz	80 N	/Hz	100 MHz		TT
No.	Characteristics ³	Symbol	Expression	Min	Max	Min	Max	Min	Max	Unit
187	RAS assertion to data not valid (write)	t _{DHR}	$9.75 \times T_{C} - 4.0$	143.7		117.9		93.5	_	ns
188	$\overline{\rm WR}$ assertion to $\overline{\rm CAS}$ assertion	t _{WCS}	$9.5 \times T_{C} - 4.3$	139.6		114.5		90.7		ns
189	CASassertion to RASassertion (refresh)	t _{CSR}	$1.5 \times T_{C} - 4.0$	18.7		14.8		11.0		ns
190	RAS deassertion to CAS assertion (refresh)	t _{RPC}	$4.75 \times T_{C} - 4.0$	68.0		55.4		43.5		ns
191	$\overline{\text{RD}}$ assertion to $\overline{\text{RAS}}$ deassertion	t _{ROH}	$15.5 \times T_{C} - 4.0$	230.8		189.8		151.0		ns
192	$\overline{\text{RD}}$ assertion to data valid	t _{GA}	66 MHz: 14 × T _C − 7.5 80 MHz:		204.6	_	_	_	_	ns
			14 × T _C – 6.5 100 MHz :	-	—		168.5		—	ns
			$14 \times T_{C} - 5.7$	—	—	—	—	—	134.3	ns
193	$\overline{\text{RD}}$ deassertion to data not valid ³	t _{GZ}		0.0		0.0		0.0		ns
194	$\overline{\mathrm{WR}}$ assertion to data active	_	$0.75 \times T_{C} - 0.3$	11.1	_	9.1		7.2		ns
195	WR deassertion to data high impedance	—	$0.25 \times T_{C}$	_	3.8		3.1		2.5	ns

Table 2-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States^{1, 2} (Continued)

Notes: 1. The number of wait states for out-of-page access is specified in the DCR.

2. The refresh period is specified in the DCR.

3. $\overline{\text{RD}}$ deassertion will always occur after $\overline{\text{CAS}}$ deassertion; therefore, the restricted timing is t_{OFF} and not t_{GZ}.

4. Either t_{RCH} or t_{RRH} must be satisfied for read cycles.



External Memory Interface (Port A)




Figure 2-18 DRAM Out-of-Page Read Access

DSP56307 Technical Data







Figure 2-19 DRAM Out-of-Page Write Access









Synchronous Timings

N.		23	100 N	Unit	
No.	Characteristics	Expression ^{2,3}	Min	Max	Unit
198	CLKOUT high to address, and AA valid ⁵	$0.25 \times T_{C} + 4.0$		6.5	ns
199	CLKOUT high to address, and AA invalid ⁵	$0.25 \times T_{C}$	2.5		ns
200	$\overline{\mathrm{TA}}$ valid to CLKOUT high (setup time)	—	4.0		ns
201	CLKOUT high to \overline{TA} invalid (hold time)	—	0.0		ns
202	CLKOUT high to data out active	$0.25 \times T_{C}$	2.5		ns
203	CLKOUT high to data out valid	$0.25 \times T_{C} + 4.0$	3.3	6.5	ns
204	CLKOUT high to data out invalid	$0.25 \times T_{C}$	2.5		ns
205	CLKOUT high to data out high impedance	$0.25 \times T_{C}$		2.5	ns
206	Data in valid to CLKOUT high (setup)	—	4.0		ns
207	CLKOUT high to data in invalid (hold)	_	0.0		ns
208	CLKOUT high to \overline{RD} assertion	$0.75 \times T_{C} + 4.0$	8.2	11.5	ns
209	CLKOUT high to \overline{RD} deassertion	_	0.0	4.0	ns
210	CLKOUT high to WR assertion ⁶ 100 MHz All frequencies 	For WS = 1 or WS \geq 4 0.5 × T _C + 4.3 For 2 ≤ WS ≤ 3	6.3 1.3	9.3 4.3	ns ns
211	CLKOUT high to \overline{WR} deassertion	_	0.0	3.8	ns

Table 2-17	External Bus Synchronous Timings ¹
1 abic 2-17	External bus synemonous rinnings

relative timings.

2. WS is the number of wait states specified in the BCR.

The asynchronous delays specified in the expressions are valid for DSP56307. 3.

4. For operation at greater than 80MHz, we recommend that you set the asynchronous bus enable bit (ABE) in the OMR to activate asynchronous bus arbitration.

5. T198 and T199 are valid for Address Trace mode if the ATE bit in the OMR is set. Use the status of BR (See T212) to determine whether the access referenced by A0-A23 is internal or external, when this mode is enabled

6. If WS > 1, \overline{WR} assertion refers to the next rising edge of CLKOUT.






Figure 2-21 Synchronous Bus Timings 1 WS (BCR Controlled)






Figure 2-22 Synchronous Bus Timings, SRAM, 2 or More WS, TA Controlled



External Memory Interface (Port A)

Arbitration Timings

N	Characteristics	E	100 l	MHz	TT
No.	Characteristics	Expression	Min	MHz Max 4.0 — — 4.0 4.0 4.0 4.0 4.5 — 6.5 7.5 30 —	Unit
212	CLKOUT high to \overline{BR} assertion/deassertion ²		1.0	4.0	ns
213	$\overline{\mathrm{BG}}$ asserted / deasserted to CLKOUT high (setup) ³		4.0		ns
214	CLKOUT high to \overline{BG} deasserted / asserted (hold) ³		0.0		ns
215	$\overline{\text{BB}}$ deassertion to CLKOUT high (input setup) ³		4.0		ns
216	CLKOUT high to $\overline{\text{BB}}$ assertion (input hold) ³	_	0.0		ns
217	CLKOUT high to \overline{BB} assertion (output)		1.0	4.0	ns
218	CLKOUT high to \overline{BB} deassertion (output)		1.0	4.0	ns
219	BB high to BB high impedance (output)		1.0 4.0 4.5		ns
220	CLKOUT high to address and controls active	$0.25 \times T_{C}$	2.5		ns
221	CLKOUT high to address and controls high impedance	$0.25 \times T_{C}$		2.5	ns
222	CLKOUT high to AA active	$0.25 \times T_{C}$	2.5		ns
223	CLKOUT high to AA deassertion ⁴	$0.25 \times T_{C} + 4.0$	3.2	6.5	ns
224	CLKOUT high to AA high impedance	$0.75 \times T_{C}$	_	7.5	ns
225	$\overline{\mathrm{BG}}$ deassertion to $\overline{\mathrm{BB}}$ assertion (output) ⁵	$2.5 \times T_{C} + 5$	_	30	ns
226	$\overline{\text{BB}}$ (input) assertion to $\overline{\text{BG}}$ assertion ⁵	$2 \times T_{C} + 5$	25		ns
Note	s: 1. The asynchronous delays specified in the expressions	are valid for DSP56	6307.		

Table 2-18 Arbitration Bus Timings¹

T212 is valid for address trace mode when the ATE bit (Bit 15) in the OMR is set. \overline{BR} is 2. deasserted for internal accesses and asserted for external accesses.

- T213, T214, T215, and T216 are valid only when the ABE bit (Bit 13) in the OMR is cleared. 3.
- 4. When an expression appears with both a minimum and maximum value, use the expression to calculate worst case.
- Asynchronous bus arbitration mode inserts a delay between changes in \overline{BG} and \overline{BB} until the 5. change is actually "seen" by the chip internally (i.e., this delay is required because internal chip operation is synchronous). T225 and T226 are valid for asynchronous bus arbitration mode only (i.e., when the ABE bit in the OMR is set). If ABE is set, T213, T214, T215, and T216 are not required for proper operation, and BG and BB do not have setup and input hold requirements with respect to CLKOUT. The delay between the deassertion of \overline{BG} for a DSP56307 and the assertion of a second \overline{BG} to another DSP56307 must be greater than the sum of T225 (for the first chip) and T226 (for the second chip) to prevent bus access by more than one DSP at a time.






Figure 2-23 Bus Acquisition Timings






Figure 2-24 Bus Release Timings Case 1 (BRT Bit in OMR Cleared)






Figure 2-25 Bus Release Timings Case 2 (BRT Bit in OMR Set)




Figure 2-26 Bus Arbitration Mode Timing for Assuming Bus Mastership (ABE Bit in OMR Set)



Host Interface Timing




Figure 2-27 Bus Arbitration Mode Timing for Issuing a New BG Signal (ABE Bit in OMR Set)

HOST INTERFACE TIMING

NI -	cr	E	100 MHz		T.L. I
No.	Characteristic ³	Expression	Min	Max	Unit
317	Read data strobe assertion width $4 \overline{\text{HACK}}$ assertion width	T _C + 9.9	19.9	_	ns
318	Read data strobe deassertion width $4 \overline{\text{HACK}}$ deassertion width	_	9.9		ns
319	Read data strobe deassertion width ⁴ after "Last Data Register" reads ^{5,6} , or between two consecutive CVR, ICR, or ISR reads ⁷ HACK deassertion width after "Last Data Register" reads ^{5,6}	2.5 × T _C + 6.6	31.6		ns
320	Write data strobe assertion width ⁸		13.2	_	ns
321	 Write data strobe deassertion width⁸ HACK write deassertion width: after HcTR, HCVR, and "Last Data Register Writes after TXH:TXM writes (with HBE=0), TXM:TXL writes (with HBE=1) 	$2.5 \times T_{C} + 6.6$ $2.5 \times T_{C} + 8.3$ $2.5 \times T_{C} + 6.6$	31.6 39.5 31.6		@80 MHz @100 MHz @80 MHz @100 MHz
322	HAS assertion width		9.9	_	ns
323	HAS deassertion to data strobe assertion ⁹	—	0.0	_	ns
324	Host data input setup time before write data strobe deassertion ⁸	_	9.9		ns
325	Host data input hold time after write data strobe deassertion ⁸		3.3		ns

Table 2-19Host Interface Timing^{1, 2}



Host Interface Timing

			100	MHz	.
No.	Characteristic ³	Expression	Min	Max	Unit
326	Read data strobe assertion to output data active from high impedance ⁴ HACK assertion to output data active from high impedance	_	3.3	—	ns
327	Read data strobe assertion to output data valid ⁴ HACK assertion to output data valid	—	_	23.54	ns
328	Read data strobe deassertion to output data high impedance ⁴ HACK deassertion to output data high impedance	_	_	9.9	ns
329	Output data hold time after read data strobe deassertion ⁴ Output data hold time after HACK deassertion	_	4.1	—	ns
330	HCS assertion to read data strobe deassertion ⁴	T _C + 9.9	19.9	_	ns
331	HCS assertion to write data strobe deassertion ⁸	_	9.9		ns
332	HCS assertion to output data valid	_	—	16.5	ns
333	HCS hold time after data strobe deassertion ⁹		0.0	_	ns
334	Address (HAD0–HAD7) setup time before HAS deassertion (HMUX=1)	_	4.7	—	ns
335	Address (HAD0–HAD7) hold time after \overline{HAS} deassertion (HMUX=1)	—	3.3	—	ns
336	HA8–HA10 (HMUX=1), HA0–HA2 (HMUX=0), HR/W setup time before data strobe assertion ⁹ • Read • Write	_	0 4.7		ns ns
337	HA8–HA10 (HMUX=1), HA0–HA2 (HMUX=0), HR/ \overline{W} hold time after data strobe deassertion ⁹	_	3.3	—	ns
338	Delay from read data strobe deassertion to host request assertion for "Last Data Register" read ^{4, 5, 10}	$2 \times T_{C} + 20.6$	36.5	—	ns
339	Delay from write data strobe deassertion to host request assertion for "Last Data Register" write ^{5, 8, 10}	$1.5 \times T_{C} + 16.5$	31.5	—	ns
340	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=0) ^{5, 9, 10}	_	_	20.24	ns
341	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=1, open drain host request) ^{5, 9, 10, 11}	_	-	300.0	ns

MOTOROLA



Freescale Semiconductor, Inc.

Specifications

Host Interface Timing

Table 2-19	Host Interface Timing ^{1, 2} (Continued)
------------	---

No.			pins are drawn as active lo °C, C _L = 50 pF	100 MHz		Unit				
10.		Characteristic ³		Min	Max	Unit				
Notes:	1. 2.	See <i>Host Port Usage Considerations</i> in the <i>DSP563</i> In the timing diagrams below, the controls pins are programmable.			e pin po	larity is				
	3.	$V_{CCOL} = 2.5 V \pm 0.25 V; T_I = -40^{\circ}C \text{ to } +100^{\circ}C, C_L =$	50 pF							
	4.	The read data strobe is HRD in the dual data strobe	mode and HDS ir	the sir	gle dat	a strobe mode.				
	5.	The "last data register" is the register at address \$7,	st data register" is the register at address \$7, which is the last location to be read or writte transfers. This is RXL/TXL in the little endian mode (HBE = 0), or RXH/TXH in the big							
	6. This timing is applicable only if a read from the "last data register" is followed by RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting f									
	7.	of the HREQ signal. 7. This timing is applicable only if two consecutive reads from one of these registers are executed.								
	8.									
		mode.								
	9.									
	10.	 The host request is HREQ in the single host request mode and HRRQ and HTRQ in the double 								
	11.	host request mode. In this calculation, the host request signal is pulled	up by a 4.7 k Ω resi	istor in	the ope	en-drain mode.				
HACP			329		18)					
HREC	<u>-</u>									


AA1105

Figure 2-28 Host Interrupt Vector Register (IVR) Read Timing Diagram

DSP56307 Technical Data



Host Interface Timing



AA0484G

Figure 2-29 Read Timing Diagram, Non-Multiplexed Bus



Host Interface Timing

Freescale Semiconductor, Inc.




Figure 2-30 Write Timing Diagram, Non-Multiplexed Bus

MOTOROLA

DSP56307 Technical Data



Host Interface Timing




Figure 2-31 Read Timing Diagram, Multiplexed Bus



Host Interface Timing




Figure 2-32 Write Timing Diagram, Multiplexed Bus



SCI Timing

SCI TIMING

NT	et 1	0 1 1	. .	100 N	MHz	TT •4
No.	Characteristics ¹	Symbol	Expression	Min	Max	Unit
400	Synchronous clock cycle	t _{SCC} ²	$8 \times T_C$	80.0		ns
401	Clock low period		$t_{SCC}/2 - 10.0$	30.0		ns
402	Clock high period		$t_{SCC}/2 - 10.0$	30.0		ns
403	Output data setup to clock falling edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} - 17.0$	8.0		ns
404	Output data hold after clock rising edge (internal clock)		$t_{SCC}/4 - 0.5 \times T_C$	15.0		ns
405	Input data setup time before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} + 25.0$	50.0		ns
406	Input data not valid before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_C - 5.5$		19.5	ns
407	Clock falling edge to output data valid (external clock)		_		32.0	ns
408	Output data hold after clock rising edge (external clock)		T _C + 8.0	18.0		ns
409	Input data setup time before clock rising edge (external clock)		_	0.0		ns
410	Input data hold time after clock rising edge (external clock)		_	9.0		ns
411	Asynchronous clock cycle	t _{ACC} ³	$64 \times T_C$	640.0		ns
412	Clock low period		$t_{ACC}/2 - 10.0$	310.0		ns
413	Clock high period		$t_{ACC}/2 - 10.0$	310.0		ns
414	Output data setup to clock rising edge (internal clock)		$t_{ACC}/2 - 30.0$	290.0		ns
415	Output data hold after clock rising edge (internal clock)	_	$t_{ACC}/2 - 30.0$	290.0		ns
Note	 s: 1. V_{CCQL} = 2.5 V ± 0.25 V; T_J = -4 2. t_{SCC} = synchronous clock cycl clock control register and T_C) 	e time (For	0 °C, $C_L = 50 \text{ pF}$ internal clock, t_{SCC} is deterr	nined b	y the S	CI

Table 2-20	SCI Timing
------------	------------

clock control register and T_C.)
t_{ACC} = asynchronous clock cycle time; value given for 1x Clock mode (For internal clock, t_{ACC} is determined by the SCI clock control register and T_C.)



SCI Timing




Figure 2-34 SCI Asynchronous Mode Timing

DSP56307 Technical Data



ESSI0/ESSI1 Timing

ESSI0/ESSI1 TIMING

No		Symbol	Evenesion	100]	MHz	x ck i ck x ck i ck a x ck i ck a	I In it
No.	Characteristics ^{1, 2, 3}	Symbol	Expression	Min	Max	ition ⁴	Unit
430	Clock cycle ⁵	t _{SSICC}	$3 \times T_C$ $4 \times T_C$	30.0 40.0			ns
431	Clock high period • For internal clock • For external clock		2×T _C – 10.0 1.5×T _C	10.0 15.0			ns ns
432	Clock low period • For internal clock • For external clock		2×T _C – 10.0 1.5×T _C	10.0 15.0			ns ns
433	RXC rising edge to FSR out (bl) high	_		_	37.0 22.0		ns
434	RXC rising edge to FSR out (bl) low			_	37.0 22.0		ns
435	RXC rising edge to FSR out (wr) high ⁶		—	_	39.0 24.0		ns
436	RXC rising edge to FSR out (wr) low ⁶	_	_	_	39.0 24.0		ns
437	RXC rising edge to FSR out (wl) high	_	_	_	36.0 21.0		ns
438	RXC rising edge to FSR out (wl) low	_		_	37.0 22.0		ns
439	Data in setup time before RXC (SCK in Synchronous mode) falling edge	_	_	0.0 19.0	_		ns
440	Data in hold time after RXC falling edge	_	_	5.0 3.0	_		ns
441	FSR input (bl, wr) high before RXC falling edge ⁶			23.0 1.0			ns
442	FSR input (wl) high before RXC falling edge			23.0 1.0		x ck i ck a	ns
443	FSR input hold time after RXC falling edge			3.0 0.0		x ck i ck a	ns
444	Flags input setup before RXC falling edge			0.0 19.0		x ck i ck s	ns
445	Flags input hold time after RXC falling edge			6.0 0.0		x ck i ck s	ns

Table 2-21 ESSI Timings



ESSI0/ESSI1 Timing

NT-		c		100	MHz	Cond-	Unit
No.	Characteristics ^{1, 2, 3}	Symbol	Expression	Min	Max	Cond- ition ⁴ x ck i ck x ck i ck	
446	TXC rising edge to FST out (bl) high			_	29.0 15.0		ns
447	TXC rising edge to FST out (bl) low	_		_	31.0 17.0		ns
448	TXC rising edge to FST out (wr) high ⁶	_		_	31.0 17.0		ns
449	TXC rising edge to FST out (wr) low ⁶		_	_	33.0 19.0		ns
450	TXC rising edge to FST out (wl) high		_	_	30.0 16.0		ns
451	TXC rising edge to FST out (wl) low			_	31.0 17.0		ns
452	TXC rising edge to data out enable from high impedance			_	31.0 17.0		ns
453	TXC rising edge to Transmitter #0 drive enable assertion			_	34.0 20.0		ns
454	TXC rising edge to data out valid		$35 + 0.5 \times T_{C}$ 21.0	_	40.0 21.0		ns
455	TXC rising edge to data out high impedance ⁷			_	31.0 16.0		ns
456	TXC rising edge to Transmitter #0 drive enable deassertion ⁷			_	34.0 20.0		ns
457	FST input (bl, wr) setup time before TXC falling edge ⁶			2.0 21.0	_		ns
458	FST input (wl) to data out enable from high impedance	_		_	27.0	_	ns
459	FST input (wl) to Transmitter #0 drive enable assertion	—		-	31.0		ns
460	FST input (wl) setup time before TXC falling edge		_	2.0 21.0	_		ns
461	FST input hold time after TXC falling edge	—		4.0 0.0	_		ns
462	Flag output valid after TXC rising edge	—		_	32.0 18.0		ns

 Table 2-21
 ESSI Timings (Continued)




ESSI0/ESSI1 Timing

NT		d 1 2 3	0 1 1	E	100 MHz		100 MHz Co		Cond-	T T •
No.		Characteristics ^{1, 2, 3}	$\frac{1}{25 \text{ V; } \text{T}_{\text{J}} = -40^{\circ}\text{C to } +100^{\circ}\text{C}, \text{ C}_{\text{L}} = 50 \text{ pF}}$		Unit					
Notes		$V_{CCQL} = 2.5 V \pm 0.25 V; T_J = -40^{\circ}$ i ck = Internal Clock x ck = External Clock i ck a = Internal Clock, Asynchron (Asynchronous implies that i ck s = Internal Clock, Synchronous (Synchronous implies that T	nous Mode TXC and F ous Mode	e XXC are two differe		cks)				
	3.	bl = bit length wl = word length wr = word length relative								
	4.	TXC (SCK Pin) = Transmit Clock RXC (SC0 or SCK Pin) = Receive FST (SC2 Pin) = Transmit Frame FSR (SC1 or SC2 Pin) Receive Fra	Clock Sync							
	5.	For the internal clock, the externaregister.		cle is defined by Ic	yc and	the ES	SI contro	1		
	6.	The word-relative frame sync sig manner as the bit-length frame s before first bit clock (same as Bit clock of the first word in frame.	ync signal	waveform, but spr	eads fi	rom on	e serial c	lock		
	7.	Periodically sampled and not 100	0% tested							

Table 2-21	ESSI Timings	(Continued)
	LOOI IMMIG	(Commuca)



ESSI0/ESSI1 Timing



In Network mode, output flag transitions can occur at the start of each time slot Note: within the frame. In Normal mode, the output flag state is asserted for the entire frame period. AA0490

Figure 2-35 ESSI Transmitter Timing

DSP56307 Technical Data



ESSI0/ESSI1 Timing




Figure 2-36 ESSI Receiver Timing



Freescale Semiconductor, Inc.

Timer Timing

TIMER TIMING

No.	Characteristics	Expression	100 MHz		T
			Min	Max	Unit
480	TIO Low	$2 \times T_{C} + 2.0$	22.0		ns
481	TIO High	$2 \times T_{C} + 2.0$	22.0		ns
482	Timer setup time from TIO (Input) assertion to CLKOUT rising edge	_	9.0	10.0	ns
483	Synchronous timer delay time from CLKOUT rising edge to the external memory access address out valid caused by first interrupt instruction execution	10.25 × T _C + 1.0	103.5		ns
484	CLKOUT rising edge to TIO (Output) assertionMinimumMaximum	$0.5 \times T_{C} + 3.5$ $0.5 \times T_{C} + 19.8$	8.5	 24.8	ns ns
485	CLKOUT rising edge to TIO (Output) deassertion Minimum Maximum	$0.5 \times T_{C} + 3.5$ $0.5 \times T_{C} + 19.0$	8.5 —	24.8	ns ns
Note:	$V_{CCQL} = 2.5 \text{ V} \pm 0.25 \text{ V}; T_{J} = -40^{\circ}\text{C} \text{ to } +100 ^{\circ}\text{C}, C_{L} = 50$	pF			

Table 2-22 Timer Timing





Figure 2-37 TIO Timer Event Input Restrictions







Freescale Semiconductor, Inc.

Specifications




Figure 2-39 External Pulse Generation




GPIO Timing

GPIO TIMING

Table 2-23 GPIO Timing

No.	Characteristics	т ·	100 MHz		TT •.
		Expression	Min	Max	Unit
490	CLKOUT edge to GPIO out valid (GPIO out delay time)	—		31.0	ns
491	CLKOUT edge to GPIO out not valid (GPIO out hold time)		3.0		ns
492	GPIO In valid to CLKOUT edge (GPIO in set-up time)	_	12.0		ns
493	CLKOUT edge to GPIO in not valid (GPIO in hold time)	—	0.0	_	ns
494	Fetch to CLKOUT edge before GPIO change	$6.75 \times T_{C}$	67.5	_	ns
Note:	Note: $V_{CCQL} = 2.5 V \pm 0.25 V$; $T_I = -40^{\circ}C$ to $+100^{\circ}C$, $C_L = 50 pF$				



Fetch the instruction MOVE X0,X:(R0); X0 contains the new value of GPIO and R0 contains the address of GPIO data register.

AA0495

Figure 2-40 GPIO Timing

2-70



JTAG Timing

JTAG TIMING

No.	Characteristics	All free	T T •	
		Min	Max	- Unit
500	TCK frequency of operation $(1/(T_C \times 3); maximum 22 MHz)$	0.0	22.0	MHz
501	TCK cycle time in Crystal mode	45.0	_	ns
502	TCK clock pulse width measured at 1.5 V	20.0	_	ns
503	TCK rise and fall times	0.0	3.0	ns
504	Boundary scan input data setup time	5.0	_	ns
505	Boundary scan input data hold time	24.0	_	ns
506	TCK low to output data valid	0.0	40.0	ns
507	TCK low to output high impedance	0.0	40.0	ns
508	TMS, TDI data setup time	5.0	_	ns
509	TMS, TDI data hold time	25.0	_	ns
510	TCK low to TDO data valid	0.0	44.0	ns
511	TCK low to TDO high impedance	0.0	44.0	ns
512	TRST assert time	100.0		ns
513	TRST setup time to TCK low	40.0	_	ns

Table 2-24JTAG Timing




Figure 2-41 Test Clock Input Timing Diagram



opeenioutiene

JTAG Timing




Figure 2-43 Test Access Port Timing Diagram

DSP56307 Technical Data



Freescale Semiconductor, Inc.

Specifications

OnCE Module TimIng




Figure 2-44 TRST Timing Diagram

OnCE MODULE TIMING

Table 2-25	OnCE Module Timing
------------	--------------------

N	Characteristics	Earrandian	100 I	T.L.	
No.	Characteristics	Expression	Min	Max	Unit
500	TCK frequency of operation	1/(T _C ×3), max 22.0 MHz	0.0	22.0	MHz
514	$\overline{\text{DE}}$ assertion time in order to enter Debug mode	$1.5 \times T_{C} + 10.0$	25.0	_	ns
515	Response time when DSP56307 is executing NOP instructions from internal memory	$5.5 \times T_{C} + 30.0$		85.0	ns
516	Debug acknowledge assertion time	$3 \times T_{C} + 10.0$	40.0	_	ns
Note	: $V_{CCQL} = 2.5 \text{ V} \pm 0.25 \text{ V}$; $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, $C_L = -40^{\circ}\text{C}$	50 pF			




Figure 2-45 OnCE—Debug Request

dsp



Specifications

OnCE Module TimIng

DSP56307 Technical Data

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

SECTION 3

PACKAGING

PIN-OUT AND PACKAGE INFORMATION

This section provides information about the available package for this product, including diagrams of the package pinouts and tables describing how the signals described in **Section 1** are allocated for the package.

The DSP56307 is available in a 196-pin Plastic Ball Grid Array (PBGA) package.



Pin-out and Package Information

PBGA Package Description

Top and bottom views of the PBGA package are shown in Figure 3-1 and Figure 3-2 with their pin-outs.




Figure 3-1 DSP56307 Plastic Ball Grid Array (PBGA), Top View



Packaging




Figure 3-2 DSP56307 Plastic Ball Grid Array (PBGA), Bottom View



Pin-out and Package Information

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
A1	Not Connected (NC), reserved	B12	D8	D9	GND
A2	SC11 or PD1	B13	D5	D10	GND
A3	TMS	B14	NC	D11	GND
A4	TDO	C1	SC02 or PC2	D12	D1
A5	MODB/IRQB	C2	STD1 or PD5	D13	D2
A6	D23	C3	ТСК	D14	V _{CCD}
A7	V _{CCD}	C4	MODA/IRQA	E1	STD0 or PC5
A8	D19	C5	MODC/IRQC	E2	V _{CCS}
A9	D16	C6	D22	E3	SRD0 or PC4
A10	D14	C7	V _{CCQL}	E4	GND
A11	D11	C8	D18	E5	GND
A12	D9	C9	V _{CCD}	E6	GND
A13	D7	C10	D12	E7	GND
A14	NC	C11	V _{CCD}	E8	GND
B1	SRD1 or PD4	C12	D6	E9	GND
B2	SC12 or PD2	C13	D3	E10	GND
B3	TDI	C14	D4	E11	GND
B4	TRST	D1	PINIT/ NMI	E12	A17
B5	MODD/IRQD	D2	SC01 or PC1	E13	A16
B6	D21	D3	DE	E14	D0
B7	D20	D4	GND	F1	RXD or PE0
B8	D17	D5	GND	F2	SC10 or PD0
B9	D15	D6	GND	F3	SC00 or PC0
B10	D13	D7	GND	F4	GND
B11	D10	D8	GND	F5	GND

 Table 3-1
 DSP56307 PBGA Signal Identification by Pin Number

DSP56307 Technical Data



Pin-out and Package Information

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
F6	GND	H3	SCK0 or PC3	J14	A9
F7	GND	H4	GND	K1	V _{CCS}
F8	GND	H5	GND	K2	HREQ/HREQ, HTRQ/HTRQ, or PB14
F9	GND	H6	GND	К3	TIO2
F10	GND	H7	GND	K4	GND
F11	GND	H8	GND	K5	GND
F12	V _{CCQH}	H9	GND	K6	GND
F13	A14	H10	GND	K7	GND
F14	A15	H11	GND	K8	GND
G1	SCK1 or PD3	H12	V _{CCA}	K9	GND
G2	SCLK or PE2	H13	A10	K10	GND
G3	TXD or PE1	H14	A11	K11	GND
G4	GND	J1	HACK/HACK, HRRQ/HRRQ, or PB15	K12	V _{CCA}
G5	GND	J2	HRW, HRD/HRD, or PB11	K13	A5
G6	GND	J3	HDS/HDS, HWR/HWR, or PB12	K14	A6
G7	GND	J4	GND	L1	$\overline{\text{HCS}}/\text{HCS}$, HA10, or PB13
G8	GND	J5	GND	L2	TIO1
G9	GND	J6	GND	L3	TIO0
G10	GND	J7	GND	L4	GND
G11	GND	J8	GND	L5	GND
G12	A13	J9	GND	L6	GND
G13	V _{CCQL}	J10	GND	L7	GND
G14	A12	J11	GND	L8	GND
H1	V _{CCQH}	J12	A8	L9	GND
H2	V _{CCQL}	J13	A7	L10	GND

Table 3-1DSP56307 PBGA Signal Identification by Pin Number (Continued)



. _{ออส}aging

Pin-out and Package Information

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
L11	GND	M13	A1	P1	NC
L12	V _{CCA}	M14	A2	P2	H5, HAD5, or PB5
L13	A3	N1	H6, HAD6, or PB6	P3	H3, HAD3, or PB3
L14	A4	N2	H7, HAD7, or PB7	P4	H1, HAD1, or PB1
M1	HA1, HA8, or PB9	N3	H4, HAD4, or PB4	P5	РСАР
M2	HA2, HA9, or PB10	N4	H2, HAD2, or PB2	P6	GND _{P1}
M3	HA0, HAS/HAS, or PB8	N5	RESET	P7	AA2/RAS2
M4	V _{CCH}	N6	GND _P	P8	XTAL
M5	H0, HAD0, or PB0	N7	AA3/RAS3	P9	V _{CCC}
M6	V _{CCP}	N8	CAS	P10	TA
M7	V _{CCQH}	N9	V _{CCQL}	P11	BB
M8	EXTAL	N10	BCLK	P12	AA1/RAS1
M9	CLKOUT	N11	BR	P13	BG
M10	BCLK	N12	V _{CCC}	P14	NC
M11	WR	N13	AA0/RAS0		
M12	RD	N14	A0		

Table 3-1 DSP56307 PBGA Signal Identification by Pin Number (Continued)

Note: Signal names are based on configured functionality. Most connections supply a single signal. Some connections provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some connections have two or more configurable functions; names assigned to these connections indicate the function for a specific configuration. For example, connection N2 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin. Unlike the TQFP package, most of the GND pins are connected internally in the center of the connection array and act as heat sink for the chip. Therefore, except for GND_P and GND_{P1} that support the PLL, other GND signals do not support individual subsystems in the chip.

DSP56307 Technical Data



Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	
A0	N14	BG	P13	D7	A13	
A1	M13	BR	N11	D8	B12	
A10	H13	CAS	N8	D9	A12	
A11	H14	CLKOUT	M9	DE	D3	
A12	G14	D0	E14	EXTAL	M8	
A13	G12	D1	D12	GND	D4	
A14	F13	D10	B11	GND	D5	
A15	F14	D11	A11	GND	D6	
A16	E13	D12	C10	GND	D7	
A17	E12	D13	B10	GND	D8	
A2	M14	D14	A10	GND	D9	
A3	L13	D15	B9	GND	D10	
A4	L14	D16	A9	GND	D11	
A5	K13	D17	B8	GND	E4	
A6	K14	D18	C8	GND	E5	
A7	J13	D19	A8	GND	E6	
A8	J12	D2	D13	GND	E7	
A9	J14	D20	B7	GND	E8	
AA0	N13	D21	B6	GND	E9	
AA1	P12	D22	C6	GND	E10	
AA2	P7	D23	A6	GND	E11	
AA3	N7	D3	C13	GND	F4	
BB	P11	D4	C14	GND	F5	
BCLK	M10	D5	B13	GND	F6	
BCLK	N10	D6	C12	GND	F7	

 Table 3-2
 DSP56307 PBGA Signal Identification by Name



г аскaging

Table 3-2DSP56307 PBGA	Signal Identification by Name	(Continued)
------------------------	-------------------------------	-------------

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
GND	F8	GND	J9	H4	N3
GND	F9	GND	J10	H5	P2
GND	F10	GND	J11	H6	N1
GND	F11	GND	K4	H7	N2
GND	G4	GND	K5	HA0	M3
GND	G5	GND	K6	HA1	M1
GND	G6	GND	K7	HA10	L1
GND	G7	GND	K8	HA2	M2
GND	G8	GND	K9	HA8	M1
GND	G9	GND	K10	HA9	M2
GND	G10	GND	K11	HACK/HACK	J1
GND	G11	GND	L4	HAD0	M5
GND	H4	GND	L5	HAD1	P4
GND	H5	GND	L6	HAD2	N4
GND	H6	GND	L7	HAD3	P3
GND	H7	GND	L8	HAD4	N3
GND	H8	GND	L9	HAD5	P2
GND	H9	GND	L10	HAD6	N1
GND	H10	GND	L11	HAD7	N2
GND	H11	GND _P	N6	HAS/HAS	M3
GND	J4	GND _{P1}	P6	HCS/HCS	L1
GND	J5	H0	M5	HDS/HDS	J3
GND	J6	H1	P4	HRD/HRD	J2
GND	J7	H2	N4	HREQ/HREQ	K2
GND	J8	H3	P3	HRRQ/HRRQ	J1



			5		
Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
HRW	J2	PB2	N4	RASO	N13
HTRQ/HTRQ	K2	PB3	P3	RAS1	P12
HWR/HWR	J3	PB4	N3	RAS2	P7
ĪRQĀ	C4	PB5	P2	RAS3	N7
ĪRQB	A5	PB6	N1	RD	M12
ĪRQC	C5	PB7	N2	RESET	N5
ĪRQD	B5	PB8	M3	RXD	F1
MODA	C4	PB9	M1	SC00	F3
MODB	A5	PC0	F3	SC01	D2
MODC	C5	PC1	D2	SC02	C1
MODD	B5	PC2	C1	SC10	F2
NC	A1	PC3	H3	SC11	A2
NC	A14	PC4	E3	SC12	B2
NC	B14	PC5	E1	SCK0	H3
NC	P1	РСАР	P5	SCK1	G1
NC	P14	PD0	F2	SCLK	G2
NMI	D1	PD1	A2	SRD0	E3
PB0	M5	PD2	B2	SRD1	B1
PB1	P4	PD3	G1	STD0	E1
PB10	M2	PD4	B1	STD1	C2
PB11	J2	PD5	C2	TA	P10
PB12	J3	PE0	F1	ТСК	C3
PB13	L1	PE1	G3	TDI	B3
PB14	K2	PE2	G2	TDO	A4
PB15	J1	PINIT	D1	TIO0	L3

 Table 3-2
 DSP56307 PBGA Signal Identification by Name (Continued)



ו מטיגaging

Pin-out and Package Information

		0	5	· · · · · ·	
Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
TIO1	L2	V _{CCC}	P9	V _{CCQH}	M7
TIO2	K3	V _{CCD}	A7	V _{CCQL}	C7
TMS	A3	V _{CCD}	C9	V _{CCQL}	G13
TRST	B4	V _{CCD}	C11	V _{CCQL}	H2
TXD	G3	V _{CCD}	D14	V _{CCQL}	N9
V _{CCA}	H12	V _{CCH}	M4	V _{CCS}	E2
V _{CCA}	K12	V _{CCP}	M6	V _{CCS}	K1
V _{CCA}	L12	V _{CCQH}	F12	WR	M11
V _{CCC}	N12	V _{CCQH}	H1	XTAL	P8

 Table 3-2
 DSP56307 PBGA Signal Identification by Name (Continued)



Pin-out and Package Information






Figure 3-3 DSP56307 Mechanical Information, 196-pin PBGA Package



Packaging

Ordering Drawings

ORDERING DRAWINGS

Complete mechanical information on DSP56307 packaging is available by facsimile through Motorola's Mfax system. Call the following number to obtain information by facsimile:

(602) 244-6609

The Mfax automated system requests the following information:

- The receiving facsimile telephone number including area code or country code
- The caller's personal identification number (PIN)

Note: For first time callers, the system provides instructions for setting up a PIN, which requires entry of a name and telephone number.

- The type of information requested:
 - Instructions for using the system
 - A literature order form
 - Specific part technical information or data sheets
 - Other information described by the system messages

A total of three documents may be ordered per call.

The DSP56307 196-pin PBGA package mechanical drawing is referenced as 1128-01.



SECTION 4

DESIGN CONSIDERATIONS

THERMAL DESIGN CONSIDERATIONS

An estimate of the chip junction temperature, T_J, in °C can be obtained from this equation:

Equation 1:
$$T_J = T_A + (P_D \times R_{\theta JA})$$

Where:

T _A	=	ambient temperature °C
R _{0JA}	=	package junction-to-ambient thermal resistance °C/W
PD	=	power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance, as in this equation:

Equation 2:
$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

$R_{\theta JA}$	=	package junction-to-ambient thermal resistance °C/W
R _{θJC}	=	package junction-to-case thermal resistance °C/W
$R_{\theta CA}$	=	package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB) or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system-level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimates obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system-level model may be appropriate.



gn Considerations وجور

Thermal Design Considerations

A complicating factor is the existence of three common ways to determine the junction-to-case thermal resistance in plastic packages.

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, the thermal resistance is computed from the value obtained by the equation $(T_I T_T)/P_D$.

As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, thermal characterization parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.



Electrical Design Considerations

ELECTRICAL DESIGN CONSIDERATIONS

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Use the following list of recommendations to insure correct DSP operation.

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP and from the board ground to each GND pin.
- Use at least six 0.01–0.1 μ F bypass capacitors positioned as close as possible to the four sides of the package to connect the V_{CC} power source to GND.
- Insure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQC, IRQD, TA, and BG pins. Maximum PCB trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) by CMOS levels except for the three pins with internal pull-up resistors (TRST, TMS, DE).
- Take special care to minimize noise levels on the V_{CCP}, GND_P, and GND_{P1} pins.
- The following pins must be asserted after power-up: **RESET** and **TRST**.
- If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.



Freescale Semiconductor, Inc.

gn Considerations وجوت

Power Consumption Considerations

• RESET must be asserted when the chip is powered up. A stable EXTAL signal should be supplied before deassertion of RESET.

POWER CONSUMPTION CONSIDERATIONS

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by this formula:

Equation 3: $I = C \times V \times f$

Where:

C = node/pin capacitance V = voltage swing f = frequency of node/pin toggle

Example 1 Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is expressed in this equation:

Equation 4: $I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \text{ mA}$

The maximum internal current (I_{CCI} max) value reflects the typical possible switching of the internal buses on best-case operation conditions—not necessarily a real application case. The typical internal current (I_{CCItyp}) value reflects the average switching of the internal buses on typical operating conditions.

Perform the following steps for applications that require very low current consumption:

- Set the EBD bit when you are not accessing external memory.
- Minimize external memory accesses, and use internal memory accesses.
- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.
- Disable unused pin activity (e.g., CLKOUT, XTAL).



PLL Performance Issues

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix APPENDIX A Power Consumption Benchmark**. Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value.

Equation 5: $I/MIPS = I/MHz = (I_{typF2} - I_{typF1})/(F2 - F1)$

Where :

 I_{typF2} = current at F2 I_{typF1} = current at F1 F2 = high frequency (any specified operating frequency) F1 = low frequency (any specified operating frequency lower than F2)

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

PLL PERFORMANCE ISSUES

The following explanations should be considered as general observations on expected PLL behavior. There is no test that replicates these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

Phase Skew Performance

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT over the entire process, temperature, and voltage ranges. As defined in **Figure 2-2** on page SECTION 2-7 for input frequencies greater than 15 MHz and the MF \leq 4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between -1.4 ns and +3.2 ns.



PLL Performance Issues

Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF \leq 4, this jitter is less than ±0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than ±2 ns.

Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5%. For mid-range MF (10 < MF < 500) this jitter is between 0.5% and approximately 2%. For large MF (MF > 500), the frequency jitter is 2–3%.

Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5%. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time), then the allowed jitter can be 2%. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.



SECTION 5

ORDERING INFORMATION

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and to place an order.

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSP56307	2.5 V core 3.3 V I/O	Plastic Ball Grid Array (PBGA)	196	100	XC56307GC100C

Table 5-1	Ordering Information
-----------	----------------------



APPENDIX A

POWER CONSUMPTION BENCHMARK

The following benchmark program evaluates DSP power use in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate (MAC) instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
*************
;*
;* CHECKS
         Typical Power Consumption
;*
            page
                200,55,0,0,0
        nolist
I_VEC EQU $000000
                ; Interrupt vectors for program debug only
                ; MAIN (external) program starting address
START EQU $8000
INT_PROG EQU $100 ; INTERNAL program memory starting address
INT XDAT EQU $0 ; INTERNAL X-data memory starting address
INT_YDAT EQU $0
               ; INTERNAL Y-data memory starting address
        INCLUDE "ioequ.asm"
        INCLUDE "intequ.asm"
        list
                P:START
        org
;
        movep #$0123FF,x:M_BCR; BCR: Area 3 : 1 w.s (SRAM)
; Default: 1 w.s (SRAM)
;
                #$0d0000,x:M_PCTL
                                          ; XTAL disable
        movep
                         ; PLL enable
                         ; CLKOUT disable
;
; Load the program
;
                #INT PROG,r0
        move
                #PROG START,r1
        move
        do
                #(PROG_END-PROG_START), PLOAD_LOOP
        move
                p:(r1)+,x0
        move
                x0,p:(r0)+
        nop
PLOAD_LOOP
;
; Load the X-data
```

;



Power Consumption Benchmark

	move	#INT_XDA1	.,r0	
	move	#XDAT_STA		
	do		D-XDAT_START),XLO	DAD LOOP
	move	p:(r1)+,x0		
	move	x0,x:(r0)		
XLOAD_L(
;				
	the Y-data			
;				
	move	#INT YDAT	.,r0	
	move	#YDAT_STA		
	do	_	D-YDAT_START),YL	DAD LOOP
	move	p:(r1)+,>		—
	move	x0,y:(r0)		
YLOAD_L(
;				
	jmp	INT_PROG		
PROG_STA	۵RT			
1100_01/	move	#\$0,r0		
	move	#\$0,r4		
	move	#\$3f,m0		
	move	#\$31,m4		
;	lilove	1,401,111		
,	clr	a		
	clr	b		
	move	.∠ #\$0,x0		
	move	#\$0,x0 #\$0,x1		
	move	#\$0, <u>x</u> 1 #\$0,y0		
	move	#\$0,y0 #\$0,y1		
	bset	#4,omr	; ebd	
;		1170111		
, sbr	dor	#60,_end		
5.61	mac	x0,y0,a	x:(r0)+,x1	y:(r4)+,y1
	mac	x1,y1,a		y:(r4)+,y0
	add	a,b	11 (10) 1 /110] ((1) ,)] 0
	mac		x:(r0)+,x1	
	mac	x1,y1,a	11 (10) / //11	y:(r4)+,y0
	move	b1,x:\$ff		y · (11) · , y 0
end		~+/ <u>^</u> +		
	bra	sbr		
	nop	521		
	nop			
	nop			
	nop			
PROG_ENI				
1100_010	nop			
	nop			
	1105			
XDAT_STA		2		
;	org	x:0		



dc	\$262EB9
dc	\$86F2FE
dc	\$E56A5F
dc	\$616CAC
dc	\$8FFD75
dc	\$9210A
dc	\$A06D7B
dc	\$CEA798
dc	\$8DFBF1
dc	\$A063D6
dc	\$6C6657
dc	\$C2A544
dc	\$A3662D
dc	\$A4E762
dc	\$84F0F3
dc	
	\$E6F1B0
dc	\$B3829
dc	\$8BF7AE
dc	\$63A94F
dc	\$EF78DC
dc	\$242DE5
dc	\$A3E0BA
dc	\$EBAB6B
dc	\$8726C8
dc	\$CA361
dc	\$2F6E86
dc	\$A57347
dc	\$4BE774
dc	\$8F349D
dc	\$A1ED12
dc	\$4BFCE3
dc	\$EA26E0
dc	\$CD7D99
dc	\$4BA85E
dc	\$27A43F
dc	\$A8B10C
dc	\$D3A55
dc	\$25EC6A
dc	\$2A255B
dc	\$A5F1F8
dc	\$2426D1
dc	\$AE6536
dc	\$CBBC37
dc	\$6235A4
dc	\$37F0D
dc	\$63BEC2
dc	\$A5E4D3
dc	\$8CE810
dc	\$3FF09
dc	\$60E50E
dc	\$CFFB2F
dc	\$40753C
dc	\$8262C5



dc	\$CA641A
dc	\$EB3B4B
dc	\$2DA928
dc	\$AB6641
dc	\$28A7E6
dc	\$4E2127
dc	\$482FD4
dc	\$7257D
dc	\$E53C72
dc	\$1A8C3
dc	\$E27540

XDAT_END

YDAT_START

;

I_START	
org	Y:0
dc	\$5B6DA
dc	\$C3F70B
dc	\$6A39E8
dc	\$81E801
dc	\$C666A6
dc	\$46F8E7
dc	\$AAEC94
dc	\$24233D
dc	\$802732
dc	\$2E3C83
dc	\$A43E00
dc	\$C2B639
dc	\$85A47E
dc	\$ABFDDF
dc	\$F3A2C
dc	\$2D7CF5
dc	\$E16A8A
dc	\$ECB8FB
dc	\$4BED18
dc	\$43F371
dc	\$83A556
dc	\$E1E9D7
dc	\$ACA2C4
dc	\$8135AD
dc	\$2CE0E2
dc	\$8F2C73
dc	\$432730
dc	\$A87FA9
dc	\$4A292E
dc	\$A63CCF
dc	\$6BA65C
dc	\$E06D65
dc	\$1AA3A
dc	\$A1B6EB
dc	\$48AC48
dc	\$EF7AE1
dc	\$6E3006
dc	\$62F6C7



\$6064F4

dc

dc	\$87E41D
dc	\$CB2692
dc	\$2C3863
dc	\$C6BC60
dc	\$43A519
dc	\$6139DE
dc	\$ADF7BF
dc	\$4B3E8C
dc	\$6079D5
dc	\$E0F5EA
dc	\$8230DB
dc	\$A3B778
dc	\$2BFE51
dc	\$E0A6B6
dc	\$68FFB7
dc	\$28F324
dc	\$8F2E8D
dc	\$667842
dc	\$83E053
dc	\$A1FD90
dc	\$682689
dc	\$85B68E
dc	\$622EAF
dc	\$6162BC
dc	\$E4A245
YDAT_END	
: * * * * * * * * * * * * * * * * * * *	*********
;	
	SP56307 I/O registers and ports
;	
; Last update:	June 11 1995
;	
; * * * * * * * * * * * * * * * * * * *	***************************************
page	132,55,0,0,0
opt	mex
ioequ ident 1,0	
;	
; EQUATES for	I/O Port Programming
,	
; Register Ad	dresses
. Regibter Ad	
M_HDR EQU \$FFFFC9	; Host port GPIO data Register
	; Host port GPIO direction Register
	; Port C Control Register
M_PRRC EQU \$FFFFBE	; Port C Direction Register



: ;

;

Freescale Semiconductor, Inc.

M_PDRC EQU \$FFFFBD ; Port C GPIO Data Register M_FDRE EQU \$FFFFAF; Port D Control registerM_PCRD EQU \$FFFFAF; Port D Direction Data RegisterM_PDRD EQU \$FFFFAD; Port D GPIO Data RegisterM_PCRE EQU \$FFFF9F; Port E Control registerM_PRRE EQU \$FFFF9E; Port E Direction RegisterM_PDRE EQU \$FFFF9D; Port E Data RegisterM_OGDB EQU \$FFFFFC; OnCE GDB Register ;-----EQUATES for Host Interface ;-----; Register Addresses M_HCR EQU \$FFFFC2 ; Host Control Register M_HSR EQU \$FFFFC3 ; Host Status Rgister M_HPCR EQU \$FFFFC4 ; Host Polarity Control Register M_HBAR EQU \$FFFFC5 ; Host Base Address Register M_HRX EQU \$FFFFC6 ; Host Receive Register M_HTX EQU \$FFFFC7 ; Host Transmit Register ; HCR bits definition M_HRIE EQU \$0 ; Host Receive interrupts Enable M_HTIE EQU \$1 M_HCIE EQU \$2 ; Host Flag 2 M HF2 EQU \$3 M_HF3 EQU \$4 ; Host Flag 3 HSR bits definition ; ; Host Receive Data Full M_HRDF EQU \$0; Host Receive Data FulM_HTDE EQU \$1; Host Receive Data EmpM_HCP EQU \$2; Host Command Pending M HRDF EOU \$0 ; Host Receive Data Emptiy ; Host Flag O M_HF0 EQU \$3 M HF1 EQU \$4 ; Host Flag 1 ; HPCR bits definition ; Host Port GPIO Enable M HGEN EOU \$0 ; Host Address 8 Enable M_HA8EN EQU \$1 M_HA9EN EQU \$2 ; Host Address 9 Enable M_HCSEN EQU \$3 ; Host Chip Select Enable ; Host ; Host Acknowleage ; Host Enable ; Host Enable ; Host Request Open Drain mode ; Host Data Strobe Polarity ; Host Address Strobe Polarity ; Host Multiplexed bus select "Tost Double/Single Strobe sel M_HREN EQU \$4 M_HAEN EQU \$5 M HEN EOU \$6 M_HOD EQU \$8 M HDSP EQU \$9 M_HASP EQU \$A M_HMUX EQU \$B M_HD_HS EQU \$C

; Host Transmit Interrupt Enable ; Host Command Interrupt Enable ; Host Double/Single Strobe select

DSP56307 Technical Data



; Host Chip Select Polarity ; Host Request PolarityPolarity ; Host Acknowledge Polarity M_HCSP EQU \$D ____F EQU \$E M_HAP EQU \$F EQUATES for Serial Communications Interface (SCI) ; Register Addresses M_STXH EQU \$FFFF97 ; SCI Transmit Data Register (high) M_STXM EQU \$FFFF96 ; SCI Transmit Data Register (middle) M_STXL EQU \$FFFF95 ; SCI Transmit Data Register (low) M_SRXH EQU \$FFFF9A ; SCI Receive Data Register (high) M_SRXM EQU \$FFFF99 ; SCI Receive Data Register (middle) M_SRXL EQU \$FFFF98 ; SCI Receive Data Register (low) M_STXA EQU \$FFFF98 ; SCI Receive Data Register (low) M_STXA EQU \$FFFF94 ; SCI Transmit Address Register M_SCR EQU \$FFFF9C ; SCI Control Register M_SCR EQU \$FFFF9C ; SCI Status Register ; SCI Clock Control Register M_SSR EQU \$FFFF93 M_SCCR EQU \$FFFF9B SCI Control Register Bit Flags ; M WDS EQU \$7 ; Word Select Mask (WDS0-WDS3) M WDSO EOU O ; Word Select 0 M WDS1 EQU 1 ; Word Select 1 M_WDS2 EQU 2 ; Word Select 2 ; SCI Shift Direction M SSFTD EOU 3 M_SBK EQU 4 ; Send Break M_WAKE EQU 5 ; Wakeup Mode Select M_RWU EQU 6 , Receiver Wakeup Enable ; Wired-OR Mode Select ; SCI Receiver Enable ; SCI Transmitter Enable ; Idle Line Interrupt Enable ; SCI Receive Interrupt Enable ; SCI Transmit Interrupt Enable ; Timer Interrupt Enable ; Receiver Wakeup Enable M_WOMS EQU 7 M_SCRE EQU 8 m scte equ 9 M_ILIE EQU 10 M_SCRIE EQU 11 M_SCTIE EQU 12 M_TMIE EQU 13 ; Timer Interrupt Enable ; Timer Interrupt Rate M_TIR EQU 14 M_SCKP EQU 15 ; SCI Clock Polarity M_REIE EQU 16 ; SCI Error Interrupt Enable (REIE) SCI Status Register Bit Flags ; ; Transmitter Empty ; Transmit Data Register Empty ; Receive Data Register Full ; Idle Line Flag M TRNE EQU 0 M_TDRE EQU 1 M RDRF EQU 2 M_IDLE EQU 3 ; Overrun Error Flag M_OR EQU 4 M PE EQU 5 ; Parity Error



Power Consumption Benchmark

```
M_FE EQU 6
                                                          ; Framing Error Flag
 M_R8 EQU 7
                                                             ; Received Bit 8 (R8) Address
                 SCI Clock Control Registe
  ;
 r
                                                      ; Clock Divider Mask (CD0-CD11)
 M_CD EQU $FFF
                                                           ; Clock Out Divider
 M COD EQU 12
 M_SCP EQU 13
                                                         ; Clock Prescaler
 M_RCM EQU 14
                                                         ; Receive Clock Mode Source Bit
 M TCM EQU 15
                                                          ; Transmit Clock Source Bit
        _____
                EQUATES for Synchronous Serial Interface (SSI)
  ;
  ;
  ;------
 ; Register Addresses Of SSI0
; Register Addresses Of SSI0

M_TX00 EQU $FFFFBC ; SSI0 Transmit Data Register 0

M_TX01 EQU $FFFFBB ; SSI0 Transmit Data Register 1

M_TX02 EQU $FFFFBA ; SSI0 Transmit Data Register 2

M_TSR0 EQU $FFFFB9 ; SSI0 Time Slot Register

M_RX0 EQU $FFFFB8 ; SSI0 Receive Data Register

M_SSISR0 EQU $FFFFB8 ; SSI0 Receive Data Register

M_CRB0 EQU $FFFFB6 ; SSI0 Control Register B

M_CRA0 EQU $FFFFB5 ; SSI0 Control Register A

M_TSMA0 EQU $FFFFB4 ; SSI0 Transmit Slot Mask Register A

M_TSMB0 EQU $FFFFB3 ; SSI0 Receive Slot Mask Register A

M_RSMB0 EQU $FFFFB1 ; SSI0 Receive Slot Mask Register B
                Register Addresses Of SSI1
 ;
; Register Addresses Of SSI1

M_TX10 EQU $FFFFAC ; SSI1 Transmit Data Register 0

M_TX11 EQU $FFFFAB ; SSI1 Transmit Data Register 1

M_TX12 EQU $FFFFAB ; SSI1 Transmit Data Register 2

M_TSR1 EQU $FFFFA9 ; SSI1 Transmit Data Register

M_RX1 EQU $FFFFA8 ; SSI1 Time Slot Register

M_SSISR1 EQU $FFFFA8 ; SSI1 Receive Data Register

M_CRB1 EQU $FFFFA6 ; SSI1 Control Register B

M_CRA1 EQU $FFFFA5 ; SSI1 Control Register A

M_TSMA1 EQU $FFFFA3 ; SSI1 Transmit Slot Mask Register A

M_RSMA1 EQU $FFFFA2 ; SSI1 Receive Slot Mask Register A

M_RSMB1 EQU $FFFFA1 ; SSI1 Receive Slot Mask Register B
                SSI Control Register A Bit Flags
  ;
                                                   ; Prescale Modulus Select Mask (PMO-PM7)
 M PM EQU $FF
                                                         ; Prescaler Range
 M_PSR EQU 11
 M_DC EQU $1F000
                                                          ; Frame Rate Divider Control Mask (DC0-DC7)
 M ALC EQU 18
                                                            ; Alignment Control (ALC)
```



M_WL EQU \$380000 ; Word Length Control Mask (WL0-WL7) M_SSC1 EQU 22 ; Select SC1 as TR #0 drive enable (SSC1) SSI Control Register B Bit Flags ; M OF EOU \$3 ; Serial Output Flag Mask M_OF0 EQU 0 ; Serial Output Flag 0 ; Serial Output Flag 1 M OF1 EQU 1 ; Serial Control Direction Mask M SCD EQU \$1C M_SCD0 EQU 2 ; Serial Control 0 Direction M SCD1 EQU 3 M_SCD2 EQU 4 M_SCKD EQU 5 M SHFD EQU 6 M_FSL EQU \$180 M FSLO EOU 7 M FSL1 EOU 8 M_FSR EQU 9 M_FSP EQU 10 M_CKP EQU 11 M_SYN EQU 12 M_MOD EQU 13 ; Sync/Async Control ; SSI Mode Select ; SSI Transmit enable Mask ; SSI Transmit #2 Enable ; SSI Transmit #1 Enable ; SSI Transmit #0 Enable ; SSI Receive Enable ; SSI Receive Enable ; SSI Transmit Interrupt Enable ; SSI Receive Interrupt Enable ; SSI Receive Last Slot Interrupt Enable ; SSI Receive Last Slot Interrupt Enable M_SSTE EQU \$1C000 M_SSTE2 EQU 14 M_SSTE1 EQU 15 _ M_SSTE0 EQU 16 M SSRE EQU 17 M_SSTIE EQU 18 M_SSRIE EQU 19 M_STLIE EQU 20 M_SRLIE EQU 21 ; SSI Receive Last Slot Interrupt Enable M_STEIE EQU 22 ; SSI Transmit Error Interrupt Enable M_SREIE EQU 23 ; SI Receive Error Interrupt Enable SSI Status Register Bit Flags ; M_IF EQU \$3 ; Serial Input Flag Mask ; Serial Input Flag 0 M IFO EQU O ; Serial Input Flag 1 ; Transmit Frame Sync Flag ; Receive Frame Sync Flag ; Transmitter Underrun Error FLag M_IF1 EQU 1 M_TFS EQU 2 M RFS EQU 3 m tue eou 4 ; Receiver Overrun Error Flag M_ROE EQU 5 M_TDE EQU 6 ; Transmit Data Register Empty M RDF EOU 7 ; Receive Data Register Full SSI Transmit Slot Mask Register A M SSTSA EOU \$FFFF ; SSI Transmit Slot Bits Mask A (TS0-TS15) SSI Transmit Slot Mask Register B M SSTSB EQU \$FFFF ; SSI Transmit Slot Bits Mask B (TS16-TS31)



Freescale Semiconductor, Inc.

; SSI Receive Slot Mask	Register A
M_SSRSA EQU \$FFFF	; SSI Receive Slot Bits Mask A (RS0-RS15)
; SSI Receive Slot Mask	Register B
M_SSRSB EQU \$FFFF	; SSI Receive Slot Bits Mask B (RS16-RS31)
; ; EQUATES for Exception ;	Processing
; Register Addresses	
M IPRC EQU \$FFFFFF	; Interrupt Priority Register Core
	; Interrupt Priority Register Peripheral
; Interrupt Priority Reg	gister Core (IPRC)
M_IAL EQU \$7	; IRQA Mode Mask
M_IALO EQU O	; IRQA Mode Interrupt Priority Level (low)
M_IAL1 EQU 1	; IRQA Mode Interrupt Priority Level (high)
M_IAL2 EQU 2	; IRQA Mode Trigger Mode
M_IBL EQU \$38	; IRQB Mode Mask
M_IBLO EQU 3	; IRQB Mode Interrupt Priority Level (low)
M_IBL1 EQU 4	; IRQB Mode Interrupt Priority Level (high)
M_IBL2 EQU 5	; IRQB Mode Trigger Mode
M_ICL EQU \$1C0	; IRQC Mode Mask
M_ICL0 EQU 6	; IRQC Mode Interrupt Priority Level (low)
M_ICL1 EQU 7	; IRQC Mode Interrupt Priority Level (high)
M_ICL2 EQU 8	; IRQC Mode Trigger Mode
M_IDL EQU \$E00	; IRQD Mode Mask
M_IDL0 EQU 9	; IRQD Mode Interrupt Priority Level (low)
M_IDL1 EQU 10	; IRQD Mode Interrupt Priority Level (high)
M_IDL2 EQU 11	; IRQD Mode Trigger Mode
M_DOL EQU \$3000	; DMAO Interrupt priority Level Mask
M_DOLO EQU 12	; DMA0 Interrupt Priority Level (low)
M_DOL1 EQU 13	; DMA0 Interrupt Priority Level (high)
M_D1L EQU \$C000	; DMA1 Interrupt Priority Level Mask
M_D1L0 EQU 14	; DMA1 Interrupt Priority Level (low)
M_D1L1 EQU 15	; DMA1 Interrupt Priority Level (high)
 M_D2L EQU \$30000	; DMA2 Interrupt priority Level Mask
M_D2L0 EQU 16	; DMA2 Interrupt Priority Level (low)
M_D2L1 EQU 17	; DMA2 Interrupt Priority Level (high)
M_D3L EQU \$C0000	; DMA3 Interrupt Priority Level Mask
M_D3L0 EQU 18	; DMA3 Interrupt Priority Level (low)
M_D3L1 EQU 19	; DMA3 Interrupt Priority Level (high)



M_D4L EQU \$300000 ; DMA4 Interrupt priority Level Mask M_D4L0 EQU 20; DMA4 Interrupt Priority Level (low)M_D4L1 EQU 21; DMA4 Interrupt Priority Level (high)M_D5L EQU \$C00000; DMA5 Interrupt priority Level MaskM_D5L0 EQU 22; DMA5 Interrupt Priority Level (low)M_D5L1 EQU 23; DMA5 Interrupt Priority Level (high) ; Interrupt Priority Register Peripheral (IPRP) M HPL EQU \$3 ; Host Interrupt Priority Level Mask ; Host Interrupt Priority Level (low) ; Host Interrupt Priority Level (high) ; SSIO Interrupt Priority Level Mask ; SSIO Interrupt Priority Level (low) ; SSIO Interrupt Priority Level (high) ; SSII Interrupt Priority Level (low) ; SSII Interrupt Priority Level (low) ; SSII Interrupt Priority Level (high) ; SCI Interrupt Priority Level (high) ; SCI Interrupt Priority Level (low) ; SCI Interrupt Priority Level (low) ; SCI Interrupt Priority Level (low) ; SCI Interrupt Priority Level (high) ; TIMER Interrupt Priority Level (low) ; TIMER Interrupt Priority Level (low) ; Host Interrupt Priority Level Mask M_HPL0 EQU 0 M_HPL1 EQU 1 M SOL EQU \$C M_SOLO EQU 2 M SOL1 EOU 3 M S1L EOU \$30 M_S1L0 EQU 4 M_S1L1 EQU 5 M_SCL EQU \$C0 M_SCL0 EQU 6 M_SCL1 EQU 7 M_TOL EQU \$300 M_TOLO EQU 8 M_TOL1 EQU 9 ;-----; EQUATES for TIMER _____ Register Addresses Of TIMER0 ; M_TCSR0 EQU \$FFFF8F; Timer 0 Control/Status RegisterM_TLR0 EQU \$FFFF8E; TIMER0 Load RegM_TCPR0 EQU \$FFFF8D; TIMER0 Compare RegisterM_TCR0 EQU \$FFFF8C; TIMER0 Count Register ; Register Addresses Of TIMER1 M_TCSR1 EQU \$FFFF8B ; TIMER1 Control/Status Register
M_TLR1 EQU \$FFFF8A ; TIMER1 Load Reg
M_TCPR1 EQU \$FFFF89 ; TIMER1 Compare Register M_TCR1 EQU \$FFFF88 ; TIMER1 Count Register Register Addresses Of TIMER2 ; M_TCSR2 EQU \$FFFF87; TIMER2 Control/Status RegisterM_TLR2 EQU \$FFFF86; TIMER2 Load Reg M_TCPR2 EQU \$FFFF85 ; TIMER2 Compare Register



wer Consumption Benchmark

```
M_TCR2 EQU $FFFF84
                                   ; TIMER2 Count Register
M_TPLR EQU $FFFF83
                                    ; TIMER Prescaler Load Register
                                   ; TIMER Prescalar Count Register
M_TPCR EQU $FFFF82
;
      Timer Control/Status Register Bit Flags
m te equ 0
                 ; Timer Enable
                 ; Timer Overflow Interrupt Enable
M TOIE EQU 1
M_TCIE EQU 2
                ; Timer Compare Interrupt Enable
M TC EQU $F0
                 ; Timer Control Mask (TCO-TC3)
M_INV EQU 8
                 ; Inverter Bit
                 ; Timer Restart Mode
M_TRM EQU 9
                 ; Direction Bit
M DIR EQU 11
M_DI EQU 12
                 ; Data Input
M_DO EQU 13
                ; Data Output
              ; Prescaled Clock Enable
M PCE EQU 15
M_TOF EQU 20
                 ; Timer Overflow Flag
M_TCF EQU 21
                 ; Timer Compare Flag
      Timer Prescaler Register Bit Flags
;
M_PS EQU $600000 ; Prescaler Source Mask
M_PS0 EQU 21
M_PS1 EQU 22
        Timer Control Bits
;
M TCO EOU 4 ; Timer Control 0
               ; Timer Control 1
; Timer Control 2
M_TC1 EQU 5
M TC2 EQU 6
M TC3 EOU 7
                 ; Timer Control 3
     _____
;
;
      EQUATES for Direct Memory Access (DMA)
;------
       Register Addresses Of DMA
;
                               ; DMA Status Register
M DSTR EQU FFFFF4
M_DOR0 EQU $FFFFF3 ; DMA Offset Register 0
M_DOR1 EQU $FFFFF2 ; DMA Offset Register 1
M_DOR2 EQU $FFFFF1 ; DMA Offset Register 2
M_DOR3 EQU $FFFFF0 ; DMA Offset Register 3
       Register Addresses Of DMA0
;
M DSR0 EQU $FFFFEF ; DMA0 Source Address Register
M_DDR0 EQU $FFFFEE ; DMA0 Destination Address Register
M_DCO0 EQU $FFFFED ; DMA0 Counter
M_DCR0 EQU $FFFFEC ; DMA0 Control Register
```

DSP56307 Technical Data



Register Addresses Of DMA1 ; M_DSR1 EQU \$FFFFEB ; DMA1 Source Address Register M DDR1 EQU \$FFFFEA ; DMA1 Destination Address Register M_DCO1 EQU \$FFFFE9 ; DMA1 Counter M_DCR1 EQU \$FFFFE8 ; DMA1 Control Register ; Register Addresses Of DMA2 M DSR2 EQU \$FFFFE7 ; DMA2 Source Address Register M_DDR2 EQU \$FFFFE6 ; DMA2 Destination Address Register M_DCO2 EQU \$FFFFE5 ; DMA2 Counter M DCR2 EQU \$FFFFE4 ; DMA2 Control Register Register Addresses Of DMA4 ; M_DSR3 EQU \$FFFFE3 ; DMA3 Source Address Register M_DDR3 EQU \$FFFFE2 ; DMA3 Destination Address Register M_DCO3_EQU \$FFFFE1 ; DMA3 Counter M_DCR3 EQU \$FFFFE0 ; DMA3 Control Register Register Addresses Of DMA4 ; M_DSR4 EQU \$FFFFDF ; DMA4 Source Address Register M DDR4 EQU \$FFFFDE ; DMA4 Destination Address Register M DCO4 EOU \$FFFFDD ; DMA4 Counter M_DCR4 EQU \$FFFFDC ; DMA4 Control Register ; Register Addresses Of DMA5 M_DSR5 EQU \$FFFFDB ; DMA5 Source Address Register M_DDR5 EQU \$FFFFDA ; DMA5 Destination Address Register M_DCO5 EQU \$FFFFD9 ; DMA5 Counter M_DCR5 EQU \$FFFFD8 ; DMA5 Control Register DMA Control Register ; M_DSS EQU \$3 ; DMA Source Space Mask (DSS0-Dss1) ; DMA Source Memory space 0 M DSSO EQU O ; DMA Source Memory space 1 M DSS1 EQU 1 M_DDS EQU \$C ; DMA Destination Space Mask (DDS-DDS1) M DDSO EQU 2 ; DMA Destination Memory Space 0 M DDS1 EQU 3 ; DMA Destination Memory Space 1 M_DAM EQU \$3f0 ; DMA Address Mode Mask (DAM5-DAM0) M_DAMO EQU 4 ; DMA Address Mode 0 ; DMA Address Mode 1 M_DAM1 EQU 5 M_DAM2 EQU 6 ; DMA Address Mode 2 M DAM3 EQU 7 ; DMA Address Mode 3 M_DAM4 EQU 8 ; DMA Address Mode 4 M_DAM5 EQU 9 ; DMA Address Mode 5 M D3D EQU 10 ; DMA Three Dimensional Mode

Freescale Semiconductor, Inc.

M DRS EOU SF800	; DMA Requ	est Source Mask (DRS0-DRS4)
M DCON EOU 16	; DMA Cont	est Source Mask (DRS0-DRS4) inuous Mode
M_DPR EQU \$60000	; DMA Chan	nel Priority
M DPR0 EOU 17	; DMA Chan	nel Priority Level (low)
M DPR1 EOU 18	; DMA Chan	nel Priority Level (high)
		sfer Mode Mask (DTM2-DTM0)
M_DTM0 EQU 19		
M_DTM1 EQU 20		
M_DTM2 EQU 21		
M_DIE EQU 22		
M_DE EQU 23		
; DMA Status	Register	
M DTD EOU \$3F	; Channel	Transfer Done Status MASK (DTD0-DTD5)
M DTDO EOU O	; DMA Chan	nel Transfer Done Status 0
M DTD1 EOU 1	; DMA Chan	nel Transfer Done Status 1
		nel Transfer Done Status 2
		nel Transfer Done Status 3
		nel Transfer Done Status 4
		nel Transfer Done Status 5
 M_DACT EQU 8		
M DCH EOU \$E00	; DMA Acti	ve Channel Mask (DCH0-DCH2)
M_DCH0 EQU 9	; DMA Acti	ve Channel 0
M_DCH1 EQU 10	; DMA Acti	ve Channel 1
M_DCH2 EQU 11	; DMA Acti	ve Channel 2
; ; EQUATES fo	or Enhanced F:	ilter Co-Processop (EFCOP)
		; EFCOP Data Input Register
		; EFCOP Data Output Register
M_FKIR EQU	FFFFBZ	; EFCOP K-Constant Register
M_FCNT EQU S M_FCSR EQU S		; EFCOP Filter Counter ; EFCOP Control Status Register
M_FCSR EQU S	>FFFFB4	; EFCOP CONTROL Status Register
		; EFCOP ALU Control Register
	FFFFB6	; EFCOP Data Base Address ; EFCOP Coefficient Base Address
	FFFFB7	
M_FDCH EQU \$	FFFFB8	; EFCOP Decimation/Channel Register
; ; EQUATES fo	or Phase Locke	ed Loop (PLL)
,	Addresses Of 1	

DSP56307 Technical Data



M_PCTL EQU \$FFFFFD

```
PLL Control Register
;
M MF EOU SFFF
                 : Multiplication Factor Bits Mask (MF0-MF11)
M DF EQU $7000
                 ; Division Factor Bits Mask (DF0-DF2)
                 ; XTAL Range select bit
M_XTLR EQU 15
                 ; XTAL Disable Bit
M XTLD EQU 16
M_PSTP EQU 17
                 ; STOP Processing State Bit
M_PEN EQU 18
                 ; PLL Enable Bit
                ; PLL Clock Output Disable Bit
M PCOD EQU 19
M_PD EQU $F00000 ; PreDivider Factor Bits Mask (PD0-PD3)
             _____
       EQUATES for BIU
         _____
       Register Addresses Of BIU
;
M_BCR EQU $FFFFFB ; Bus Control Register
M_DCR EQU $FFFFFA ; DRAM Control Register
M AAR0 EQU $FFFFF9 ; Address Attribute Register 0
M AAR1 EOU $FFFFF8 ; Address Attribute Register 1
M_AAR2 EQU $FFFFF7 ; Address Attribute Register 2
M_AAR3 EQU $FFFFF6 ; Address Attribute Register 3
M_IDR EQU $FFFFF5 ; ID Register
;
       Bus Control Register
                 ; Area 0 Wait Control Mask (BA0W0-BA0W4)
M_BAOW EQU $1F
M_BA1W EQU $3E0
                 ; Area 1 Wait Control Mask (BA1W0-BA14)
M_BA2W EQU $1C00 ; Area 2 Wait Control Mask (BA2W0-BA2W2)
M BA3W EQU $E000 ; Area 3 Wait Control Mask (BA3W0-BA3W3)
M BDFW EQU $1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4)
                 ; Bus State
M_BBS EQU 21
M BLH EQU 22
                  ; Bus Lock Hold
M BRH EOU 23
                 ; Bus Request Hold
       DRAM Control Register
;
M_BCW EQU $3
                 ; In Page Wait States Bits Mask (BCW0-BCW1)
M_BRW EQU $C
                 ; Out Of Page Wait States Bits Mask (BRW0-BRW1)
M_BRN EQU $300
                 ; DRAM Page Size Bits Mask (BPS0-BPS1)
M_BPLE EQU 11
                 ; Page Logic Enable
M BME EQU 12
                 ; Mastership Enable
                 ; Refresh Enable
M_BRE EQU 13
M_BSTR EQU 14 ; Software Triggered Refresh
M BRF EQU $7F8000 ; Refresh Rate Bits Mask (BRF0-BRF7)
```

; PLL Control Register



Power Consumption Benchmark

```
M_BRP EQU 23
                    ; Refresh prescaler
       Address Attribute Registers
;
M BAT EOU $3
                   ; Ext. Access Type and Pin Def. Bits Mask (BAT0-BAT1)
M BAAP EOU 2
                   ; Address Attribute Pin Polarity
M_BPEN EQU 3
                  ; Program Space Enable
M BXEN EQU 4
                   ; X Data Space Enable
M BYEN EQU 5
                   ; Y Data Space Enable
M_BAM EQU 6
                   ; Address Muxing
M BPAC EQU 7
                  ; Packing Enable
M_BNC EQU $F00 ; Number of Address Bits to Compare Mask (BNC0-BNC3)
M_BAC EQU $FFF000 ; Address to Compare Bits Mask (BAC0-BAC11)
        control and status bits in SR
;
M CP EQU $c00000
                  ; mask for CORE-DMA priority bits in SR
M_CA EQU 0
                   ; Carry
M_V EQU 1
                   ; Overflow
                   ; Zero
M_Z EQU 2
M_N EQU 3
                  ; Negative
M_U EQU 4
                  ; Unnormalized
                   ; Extension
M_E EQU 5
M_L EQU 6
                   ; Limit
                  ; Scaling Bit
M S EQU 7
M IO EQU 8
                  ; Interupt Mask Bit 0
M I1 EOU 9
                  ; Interupt Mask Bit 1
M SO EQU 10
                  ; Scaling Mode Bit 0
M S1 EQU 11
                  ; Scaling Mode Bit 1
M_SC EQU 13
                   ; Sixteen_Bit Compatibility
M_DM EQU 14
                  ; Double Precision Multiply
M_LF EQU 15
                  ; DO-Loop Flag
M_FV EQU 16
                  ; DO-Forever Flag
                   ; Sixteen-Bit Arithmetic
M_SA EQU 17
M_CE EQU 19
                   ; Instruction Cache Enable
M_SM EQU 20
                   ; Arithmetic Saturation
M RM EQU 21
                   ; Rounding Mode
M CPO EOU 22
                   ; bit 0 of priority bits in SR
                   ; bit 1 of priority bits in SR
M_CP1 EQU 23
;
       control and status bits in OMR
M_CDP EQU $300 ; mask for CORE-DMA priority bits in OMR
M MA
       equ0
                  ; Operating Mode A
M_MB equl
                  ; Operating Mode B
                   ; Operating Mode C
M_MC
       equ2
M MD
       equ3
                   ; Operating Mode D
M_EBD EQU 4
                   ; External Bus Disable bit in OMR
M_SD EQU 6
                  ; Stop Delay
M MS EQU 7
                  ; Memory Switch bit in OMR
                  ; bit 0 of priority bits in OMR
M_CDP0 EQU 8 ; bit 0 of priority bits in OMR
M_CDP1 EQU 9 ; bit 1 of priority bits in OMR
M_CDP0 EQU 8
M_BEN EQU 10
                   ; Burst Enable
```

DSP56307 Technical Data



M_TAS EQU 11	; TA Synchronize Select
M_BRT EQU 12	; Bus Release Timing
M_ATE EQU 15	; Address Tracing Enable bit in OMR.
M_XYS EQU 16	; Stack Extension space select bit in OMR.
M_EUN EQU 17	; Extensed stack UNderflow flag in OMR.
M_EOV EQU 18	; Extended stack OVerflow flag in OMR.
M_WRP EQU 19	; Extended WRaP flag in OMR.
M_SEN EQU 20	; Stack Extension Enable bit in OMR.

```
;
   EQUATES for DSP56307 interrupts
;
  Last update: June 11 1995
;
132,55,0,0,0
     page
     opt
           mex
intequ ident 1,0
     if
           @DEF(I_VEC)
     ;leave user definition as is.
     else
I_VEC EQU $0
     endif
;-----
; Non-Maskable interrupts
;-----
I_RESET EQU I_VEC+$00
              ; Hardware RESET
; Stack Error
I STACK EQU I VEC+$02
I_ILL EQU I_VEC+$04
                ; Illegal Instruction
I_DBG EQU I_VEC+$06
                ; Debug Request
I_TRAP EQU I_VEC+$08
                ; Trap
I_NMI EQU I_VEC+$0A
                ; Non Maskable Interrupt
;-----
; Interrupt Request Pins
;-----
              ; IRQA
; IRQB
I_IRQA EQU I_VEC+$10
I_IRQB EQU I_VEC+$12
I IROC EQU I VEC+$14
                ; IRQC
I_IRQD EQU I_VEC+$16
                ; IRQD
;------
```



Power Consumption Benchmark

```
; DMA Interrupts
I_DMA0 EQU I_VEC+$18 ; DMA Channel 0
I_DMA1 EQU I_VEC+$1A ; DMA Channel 1
I DMA2 EQU I VEC+$1C
                    ; DMA Channel 2
I_DMA3 EQU I_VEC+$1E
                    ; DMA Channel 3
                    ; DMA Channel 4
I_DMA4 EQU I_VEC+$20
I DMA5 EQU I VEC+$22 ; DMA Channel 5
; Timer Interrupts
;-----
                 ; TIMER 0 compare
; TIMER 0 overflow
I_TIMOC EQU I_VEC+$24
I_TIMOOF EQU I_VEC+$26
I TIM1C EQU I_VEC+$28
I_TIM1C EQU I_VEC+$28
                    ; TIMER 1 compare
                   ; TIMER 1 overflow
I_TIM1OF EQU I_VEC+$2A
I_TIM2C_EQU_I_VEC+$2C
                    ; TIMER 2 compare
I_TIM2OF EQU I_VEC+$2E ; TIMER 2 overflow
;------
; ESSI Interrupts
;-----
I_SIORD EQU I_VEC+$30 ; ESSIO Receive Data
I_SIORDE EQU I_VEC+$32
                    ; ESSIO Receive Data w/ exception Status
I_SIORLS EQU I_VEC+$34
                    ; ESSIO Receive last slot
                    ; ESSIO Transmit data
I SIOTD EQU I VEC+$36
I_SIOTDE EQU I_VEC+$38
                    ; ESSIO Transmit Data w/ exception Status
I SIOTLS EOU I VEC+$3A
                    ; ESSIO Transmit last slot
I_SI1RD EQU I_VEC+$40
                    ; ESSI1 Receive Data
I_SI1RDE EQU I_VEC+$42
                    ; ESSI1 Receive Data w/ exception Status
I_SI1RLS EQU I_VEC+$44
                    ; ESSI1 Receive last slot
I_SI1TD EQU I_VEC+$46
                    ; ESSI1 Transmit data
I_SI1TDE EQU I_VEC+$48
                    ; ESSI1 Transmit Data w/ exception Status
I_SI1TLS EQU I_VEC+$4A
                    ; ESSI1 Transmit last slot
; SCI Interrupts
;------
I_SCIRD EQU I_VEC+$50 ; SCI Receive Data
I_SCIRDE EQU I_VEC+$52 ; SCI Receive Data With Exception Status
I_SCITD EQU I_VEC+$54
                    ; SCI Transmit Data
I_SCIIL EQU I_VEC+$56
                    ; SCI Idle Line
I_SCITM EQU I_VEC+$58
                    ; SCI Timer
;-----
; HOST Interrupts
;-----
I_HRDF EQU I_VEC+$60; Host Receive Data FullI_HTDE EQU I_VEC+$62; Host Transmit Data Empty
I HC EQU I VEC+$64 ; Default Host Command
;-----
; EFCOP Filter Interrupts
;______
```



I_FDIIE EQU I_FDOIE EQU	I_VEC+\$68 I_VEC+\$6A	; EFilter input buffer empty ; EFilter output buffer full		
;; INTERRUPT ENDING ADDRESS :				
, I_INTEND EQU I_VEC+\$FF		; last address of interrupt vector space		



NOTES:



Freescale Semiconductor, Inc.

A

ABE bit in OMR 2-50 AC electrical characteristics 2-4 Access 2-47 address bus 1-1 Address Trace mode 2-50 address tracing mode iii address, electronic mail ii ALU iii applications v arbitration bus timings 2-50 Arithmetic Logic Unit iii Asynchronous Bus Arbitration mode 2-50 ATE bit in OMR 2-50

В

benchmark test algorithm 3 bootstrap programs see appendix of User's Manual bootstrap ROM iii boundary scan (JTAG) timing diagram 2-72 bus acquisition timings 2-51 address 1-2 control 1-1 data 1-2 external address 1-6 external data 1-6 multiplexed 1-2 non-multiplexed 1-2 release timings 2-52, 2-53

С

clock 1-1, 1-5 external 2-4 internal 2-4 operation 2-7 contents ii crystal oscillator circuits 2-6

D

Data Arithmetic Logic Unit iii data bus 1-1 data memory expansion iv DC electrical characteristics 2-3 DE signal 1-30 Debug Event signal (DE signal) 1-30 Debug mode entering 1-30

external indication 1-30 Debug support iii design considerations electrical 4-3 PLL 4-5, 4-6 power consumption 4-4 thermal 4-1 Direct Memory Access iii DMA iii document conventions ii documentation list vi Double Data Strobe 1-2 DRAM controller iv out of page read access 2-44 Wait states selection guide 2-32 write access 2-45 out of page and refresh timings 11 Wait states 2-38 15 Wait states 2-41 4 Wait states 2-32 8 Wait states 2-35 Page mode read accesses 2-31 Wait states selection guide 2-21 write accesses 2-30 Page mode timings 1 Wait state 2-22 2 Wait states 2-24 3 Wait states 2-26 4 Wait states 2-28 refresh access 2-46 DS 1-2 DSP56300 core features iii Family Manual vi DSP56307 block diagram 1 description 1 features iii specifications 2-1 Technical Data vi User's Manual vi

Ε

EFCOP iii interrupts 20



F

electrical design considerations 4-3 Enhanced Synchronous Serial Interface 1-1 Enhanced Synchronous Serial Interface (ESSI) 1-20.1-23Enhanced Synchronous Serial Interfaces v equates see appendix of User's Manual ESSI v, 1-1, 1-2, 1-20, 1-23 receiver timing 2-67 timings 2-63 transmitter timing 2-66 external address bus 1-6 external bus control 1-6, 1-8, 1-9 external bus synchronous timings 2-47 external clock operation 2-4 external data bus 1-6 external interrupt timing (negative edge-triggered) 2-15 external level-sensitive fast interrupt timing 2-15 external memory access (DMA Source) timing 2-17 external memory expansion port 1-6 External Memory Interface 2-18 External Memory Interface (Port A) 2-18

F

Filtering Coprocessor iii functional groups 1-2 functional signal groups 1-1

G

General Purpose Input/Output v GPIO v, 1-2 Timers 1-2 GPIO timing 2-70 Ground 1-4 PLL 1-4 ground 1-1

Η

helpline electronic mail (email) address ii HI08 v, 1-1, 1-2, 1-14, 1-15, 1-17, 1-18, 1-19 Host Port Control Register (HPCR) 1-14, 1-15, 1-16, 1-17, 1-18, 1-19 HI08 timing 2-54 Host Interface 1-1 Host Interface v, 1-2, 1-14, 1-15, 1-17, 1-18, 1-19 Host Interface timing 2-54 Host Port Control Register (HPCR) 1-14, 1-15, 1-16, 1-17, 1-18, 1-19 Host Request Double 1-2 Single 1-2 HPCR register 1-14, 1-15, 1-16, 1-17, 1-18, 1-19 HR 1-2

I

information sources vi instruction cache iii internal clocks 2-4 internet address ii interrupt and mode control 1-1, 1-11 interrupt control 1-11 interrupt timing 2-10 external level-sensitive fast 2-15 external negative edge-triggered 2-15 synchronous from Wait state 2-16 interrupts EFCOP 20 see appendix of User's Manual

J

Joint Test Action Group (JTAG) interface 1-28 JTAG iii JTAG reset timing diagram 2-73 JTAG timing 2-71 JTAG/OnCE Interface signals Debug Event signal (DE signal) 1-30

Μ

maximum ratings 2-1, 2-2 Memory external interface 2-18 memory expansion port iii mode control 1-11 Mode select timing 2-10 multiplexed bus 1-2 multiplexed bus timings read 2-59 write 2-60

Ν

non-multiplexed bus 1-2



non-multiplexed bus timings read 2-57 write 2-58

0

off-chip memory iii OnCE Debug request 2-73 module timing 2-73 OnCE module iii interface 1-28 OnCE/JTAG 1-2 OnCE/JTAG port 1-1 on-chip DRAM controller iv On-Chip Emulation module iii on-chip memory iii operating mode select timing 2-16 ordering information 5-1

Ρ

package PBGA description 3-2, 3-3, 3-4, 3-7, 3-11 PBGA ball grid drawing (bottom) 3-3 ball grid drawing (top) 3-2 ball list by name 3-7 ball list by number 3-4 mechanical drawing 3-11 PCU iii Phase Lock Loop iii, 2-9 PLL iii, 1-1, 1-5, 2-9 Characteristics 2-9 performance issues 4-5 PLL design considerations 4-5, 4-6 PLL performance issues 4-6 Port A 1-1, 1-6, 2-18 Port B 1-1, 1-2, 1-16 Port C 1-1, 1-2, 1-20 Port D 1-1, 1-2, 1-23 Port E 1-1 Power 1-2 power 1-1, 1-3 power consumption benchmark test 3 power consumption design considerations 4-4 power management v Program Control Unit iii program memory expansion iv program RAM iii

R

recovery from Stop state using IRQA 2-16, 2-17 **RESET** 1-11 reset bus signals 1-6, 1-7 clock signals 1-5 essi signals 1-20, 1-23 host interface signals 1-14 interrupt signals 1-11 JTAG signals 1-29 mode control 1-11 OnCE signals 1-29 phase lock loop signals 1-5 sci signals 1-26 timers 1-27 Reset timing 2-10, 2-14 reset timing synchronous 2-14 ROM, bootstrap iii

S

SCI v, 1-2, 1-25 Asynchronous mode timing 2-62 Synchronous mode timing 2-62 timing 2-61 Serial Communication Interface 1-25 Serial Communications Interface v Serial Communications Interface (SCI) 1-1 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM read access 2-20 read and write accesses 2-18 support iv write access 2-20 Stop mode v Stop state recovery from 2-16, 2-17 Stop timing 2-10 supply voltage 2-2 Switch mode iii synchronous bus timings 1 WS (BCR controlled) 2-48 synchronous interrupt from Wait state timing 2-16 synchronous reset timing 2-14



т

т

table of contents ii TAP iii target applications v technical assistance ii Test Access Port iii Test Access Port timing diagram 2-72 Test Clock (TCLK) input timing diagram 2-71 thermal characteristics 2-2 thermal design considerations 4-1 Timer event input restrictions 2-68 interrupt generation 2-68 timing 2-68 Timers 1-1, 1-2, 1-27 timing Asynchronous Bus Arbitration mode 2-50 BSR 2-72 bus acquisition 2-51 bus arbitration 2-50 bus release 2-52, 2-53 DMA external source 2-17 DRAM access 2-22, 2-24, 2-26, 2-28, 2-30, 2-31, 2-32, 2-35, 2-38, 2-41, 2-44, 2-45, 2-46 ESSI 2-63, 2-66, 2-67 GPIO 2-70 Host Interface 2-54 interrupt 2-10, 2-15, 2-16 **JTAG 2-71** JTAG reset 2-73 mode select 2-10 multiplexed bus 2-59, 2-60 non-multiplexed bus 2-57, 2-58 OnCE module 2-73 operating mode select 2-16 Reset 2-10 SCI 2-61 SCI Asynchronous mode 2-62 SCI Synchronous mode 2-62 SRAM read and write 2-18 Stop 2-10 Stop state recovery 2-16 synchronous external bus 2-47 synchronous reset 2-14 TAP 2-72 TCLK 2-71 Timer 2-68

W

Wait mode v World Wide Web vi

Χ

X-data RAM iii

Y

Y-data RAM iii



Freescale Semiconductor, Inc.

Order Number: DSP56307/D Revision 0, 8/10/98



Mfax and OnCE are trademarks of Motorola, Inc.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/ Affirmative Action Employer.

How to reach us:

USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 1 (800) 441-2447 1 (303) 675-2140

Mfax™:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609 USA and Canada ONLY: 1 (800) 774-1848



Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-26629298

Technical Resource Center:

For More Information On This Product, Go to: www.freescale.com

1 (800) 521-6274

DSP Helpline dsphelp@dsp.sps.mot.com

Japan:

Nippon Motorola Ltd. Tatsumi-SPD-JLDC 6F Seibu-Butsuryu-Center 3-14-2 Tatsumi Koto-Ku Tokyo 135, Japan 81-3-3521-8315

Internet: http://www.motorola-dsp.com