### 1 General description

This device family is part of a global platform including FS5502/VR5500 (Quality Management), FS84 (fit for ASIL B) and FS85 (fit for ASIL D), pin to pin and software compatible. This data sheet covers FS5502 device only.

The FS5502 is an automotive high voltage multi-output power supply integrated circuit, with focus on radio and radar applications. It includes multiple switch mode and linear voltage regulators. It offers external frequency synchronization input and output, for optimized system EMC performance.

Several device versions are available, offering choice in number of output rails, output voltage setting, operating frequency and power up sequencing, to address multiple applications.

### 2 Features and benefits

- 60 V DC maximum input voltage for 12 V and 24 V applications
- VPRE synchronous buck controller with external MOSFETs. Configurable output voltage, switching frequency, and current capability up to 10 A peak.
- Low voltage integrated synchronous BUCK1 converter, dedicated to MCU core supply with SVS capability. Configurable output voltage and current capability up to 3.6 A peak.
- Low voltage integrated synchronous BUCK3 converter. Configurable output voltage and current capability up to 3.6 A peak.
- EMC optimization techniques including SMPS frequency synchronization, spread spectrum, slew rate control, manual frequency tuning
- One linear voltage regulator for MCU IOs and ADC supply, external physical layer. Configurable output voltage and current capability up to 400 mA DC.
- OFF mode with very low sleep current (10 μA typ)
- Two input pins for wake-up detection and battery voltage sensing
- Device control via I<sup>2</sup>C interface with CRC
- Power synchronization pin to operate two FS5502 devices or FS5502 plus an external PMIC
- Three voltage monitoring circuits, dedicated interface for MCU monitoring, power good, reset and interrupt outputs
- Configuration by OTP programming. Prototype enablement to support custom setting during project development in engineering mode.




### High voltage PMIC with multiple SMPS and LDO

## 3 Applications

- Radio
- V2x
- Infotainment

## 4 Simplified application diagram



## 5 Ordering information

**Table 1. Ordering information** 


Part number [1]	Comment	Package						
		Name	Description	Version				
PC33FS5502 <b>Y0</b> ES	FS5502	HVQFN56	HVQFN56, plastic, thermally enhanced very thin quad flat package, no lead, wettable flanks	SOT684-23				

[1] To order parts in tape and reel, add the R2 suffix to the part number.

Y0 part is a non-programmed OTP configuration. Pre-programmed OTP configurations (other than BUCK regulators) will be managed through suffix Y1 to ZZ.

### High voltage PMIC with multiple SMPS and LDO


## 6 Block diagram



### High voltage PMIC with multiple SMPS and LDO

## 7 Pinning information

### 7.1 Pinning



### 7.2 Pin description

#### Table 2. Pin description

See Section 7.3 for connection of unused pins.

Symbol	Pin	Туре	Description
WAKE2	1	A_IN / D_IN	Wake-up input 2 An external serial resistor is required if WAKE2 is a global pin
n.c.	2	n.c.	Not connected pin
BUCK3_INQ	3	A_IN	Low voltage Buck3 quiet input voltage
VDDI2C	4	A_IN	Input voltage for I <sup>2</sup> C buffers
n.c.	5	n.c.	Not connected pin
BUCK3_IN	6	A_IN	Low voltage Buck3 input voltage
BUCK3_SW	7	A_OUT	Low voltage Buck3 switching node
DBG	8	A_IN	Debug mode entry
BUCK3_FB	9	A_IN	Low voltage Buck3 voltage feedback

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

## High voltage PMIC with multiple SMPS and LDO

Symbol	Pin	Туре	Description
SCL	10	D_IN	I <sup>2</sup> C bus Clock input
SDA	11	D_IN/OUT	I <sup>2</sup> C bus Bidirectional data line
n.c.	12	n.c.	Not connected pin
n.c.	13	n.c.	Not connected pin
n.c.	14	n.c.	Not connected pin
n.c.	15	n.c.	Not connected pin
VMON1	16	A_IN	Voltage monitoring input 1
VCOREMON	17	A_IN	VCORE monitoring input: Must be connected to Buck1 output voltage
PGOOD	18	D_OUT	Power good output Active low Pull up to VDDIO mandatory
RSTB	19	D_OUT	Reset output Active low The main function is to reset the MCU. Reset input voltage is monitored to detect external reset and fault condition. Pull up to VDDIO mandatory
FIN	20	D_IN	Frequency synchronization input
GND	21	GND	Ground
GND	22	GND	Ground
VDDIO	23	A_IN	Input voltage FOUT buffers Allow voltage compatibility with MCU I/Os
FOUT	24	D_OUT	Frequency synchronization output
n.c.	25	n.c.	Not connected pin
n.c.	26	n.c.	Not connected pin
n.c.	27	GND	External pull down to GND
n.c.	28	n.c.	Not connected pin
n.c.	29	n.c.	Not connected pin
n.c.	30	n.c.	Not connected pin
n.c.	31	n.c.	Not connected pin
n.c.	32	n.c.	Not connected pin
INTB	33	D_OUT	Interrupt output
n.c.	34	n.c.	Not connected pin
n.c.	35	n.c.	Not connected pin
BUCK1_IN	36	A_IN	Low voltage Buck1 input voltage
BUCK1_SW	37	A_OUT	Low voltage Buck1 switching node
PSYNC	38	D_IN/OUT	Power synchronization input/output
BUCK1_FB	39	A_IN	Low voltage Buck1 voltage feedback
n.c.	40	GND	External pull down to GND
PRE_COMP	41	A_IN	VPRE compensation network
PRE_CSP	42	A_IN	VPRE positive current sense input
PRE_GLS	43	A_OUT	VPRE low-side gate driver for external MOSFET

## High voltage PMIC with multiple SMPS and LDO

Symbol	Pin	Type	Description
-			· · · · · · · · · · · · · · · · · · ·
PRE_SW	44	A_OUT	VPRE switching node
PRE_GHS	45	A_OUT	VPRE high-side gate driver for external MOSFET
PRE_BOOT	46	A_IN/OUT	VPRE bootstrap capacitor
VBOS	47	A_OUT	Best of supply output voltage
PRE_FB	48	A_IN	VPRE voltage feedback and negative current sense input
WAKE1	49	A_IN / D_IN	Wake up input 1 An external serial resistor is required if WAKE1 is a global pin
VSUP1	50	A_IN	Power supply 1 of the device An external reverse battery protection diode in series is mandatory
VSUP2	51	A_IN	Power supply 2 of the device An external reverse battery protection diode in series is mandatory
n.c.	52	n.c.	Not connected pin
VBOOST	53	A_IN	VBOOST voltage feedback Must be connected to PRE_FB
n.c.	54	n.c.	Not connected pin
LDO1	55	A_OUT	Linear regulator 1 output voltage
LDO1_IN	56	A_IN	Linear regulator 1 input voltage
EP	57	GND	Exposed pad Must be connected to GND

## 7.3 Connection of unused pins

Table 3. Connection of unused pins

Pin	Name	Туре	Connection if not used
1	WAKE2	A_IN / D_IN	External pull down to GND
2	n.c.	n.c.	Open
3	BUCK3_INQ	A_IN	Open
4	VDDI2C	A_IN	Open
5	n.c.	n.c.	Open
6	BUCK3_IN	A_IN	Open
7	BUCK3_SW	A_OUT	Open
8	DBG	A_IN	Connection mandatory
9	BUCK3_FB	A_IN	Open
10	SCL	D_IN	External pull down to GND
11	SDA	D_IN/OUT	External pull down to GND
12	n.c.	n.c.	Open
13	n.c.	n.c.	Open
14	n.c.	n.c.	Open
15	n.c.	n.c.	Open
16	VMON1	A_IN	Open – 2 M $\Omega$ internal pull down to GND, OTP_VMON1_EN=0
17	VCOREMON	A_IN	Connection mandatory
18	PGOOD	D_OUT	Connection mandatory

## High voltage PMIC with multiple SMPS and LDO


Pin	Name	Туре	Connection if not used
19	RSTB	D OUT	Connection mandatory
20	FIN	D_IN	External pull down to GND
21	GND	GND	Connection mandatory
22	GND	GND	Connection mandatory
23	VDDIO	A IN	Connection mandatory
24	FOUT	D_OUT	Open – push pull structure
25	n.c.	n.c.	Open
26	n.c.	n.c.	Open
27	n.c.	GND	External pull down to GND
28	n.c.	n.c.	Open
29	n.c.	n.c.	Open
30	n.c.	n.c.	Open
31	n.c.	n.c.	Open
32	n.c.	n.c.	Open
33	INTB	D_OUT	Open – 10 kΩ internal pull up to VDDIO
34	n.c.	n.c.	Open
35	n.c.	n.c.	Open
36	BUCK1_IN	A_IN	Connection mandatory
37	BUCK1_SW	A_OUT	Connection mandatory
38	PSYNC	D_IN/OUT	External pull up to VBOS
39	BUCK1_FB	A_IN	Connection mandatory
40	n.c.	n.c.	External pull down to GND
41	PRE_COMP	A_IN	See Section 14.7 "VPRE not populated"
42	PRE_CSP	A_IN	See Section 14.7 "VPRE not populated"
43	PRE_GLS	A_OUT	See Section 14.7 "VPRE not populated"
44	PRE_SW	A_OUT	See Section 14.7 "VPRE not populated"
45	PRE_GHS	A_OUT	See Section 14.7 "VPRE not populated"
46	PRE_BOOT	A_IN/OUT	See Section 14.7 "VPRE not populated"
47	VBOS	A_OUT	Connection mandatory
48	PRE_FB	A_IN	See Section 14.7 "VPRE not populated"
49	WAKE1	A_IN / D_IN	External pull down to GND
50	VSUP1	A_IN	Connection mandatory
51	VSUP2	A_IN	Connection mandatory
52	n.c.	n.c.	Open
53	VBOOST	A_IN	Connection mandatory
54	n.c.	n.c.	Open
55	LDO1	A_OUT	Open
56	LDO1_IN	A_IN	Open
57	EP	GND	Connection mandatory

### High voltage PMIC with multiple SMPS and LDO

## 8 Functional description

The FS5502 device has two independent logic blocks. The main state machine manages the power management, the Standby mode and the wake-up sources. The fail-safe state machine manages the voltage monitoring of the power management.

### 8.1 Simplified functional state diagram



### 8.2 Main state machine

The FS5502 start when VSUP >  $V_{SUP\_UVH}$  and WAKE1 or WAKE2 > WAKE12<sub>VIH</sub> with VBOS first, followed by VPRE, and the power-up sequencing from the OTP programming for the remaining regulators if PSYNC pin is pulled up to VBOS. If during the power-up sequence VSUP <  $V_{SUP\_UVL}$ , the device goes back to Standby mode. When the power-up is finished, the main state machine is in Normal\_M mode, which is the application running mode with all the regulators ON and  $V_{SUP\_UVL}$  has no effect even if VSUP <  $V_{SUP\_UVL}$ . See Figure 28 for the minimum operating voltage.

The power up sequence can be synchronized with another PMIC using the PSYNC pin in order to stop before or after VPRE is ON and wait for the PMIC feedback on PSYNC pin before allowing FS5502 to continue its power up sequence. If the power up sequence from VPRE ON to NORMAL\_M is not completed within 1 second, the device goes back to Standby mode. VPRE restarts when VSUP >  $V_{SUP\_UVH}$  and WAKE1 or WAKE2 > WAKE12<sub>VIH</sub>.

### High voltage PMIC with multiple SMPS and LDO

The device goes to Standby mode by an  $I^2C$  command from the MCU. The device goes to Standby mode when both WAKE1 and WAKE 2 = 0. The device goes to Standby mode following the power down sequence to stop all the regulators in the reverse order of the power up sequence. VPRE shutdown can be delayed from 250  $\mu$ s to 32 ms by OTP\_VPRE\_off\_dly bit in case VPRE is supplying an external PMIC to wait its power down sequence completion.

In case of loss of VPRE (VPRE <  $V_{PRE\_UVL}$ ) or loss of VBOS (VBOS <  $V_{BOS\_UVL}$ ), the device stops and goes directly to Standby mode without power down sequence. VPRE restarts when VSUP >  $V_{SUP\_UVH}$  and WAKE1 or WAKE2 > WAKE12<sub>VIH</sub>.

In case of VPRE\_FB\_OV detection, or TSD detection on a regulator depending on OTP\_conf\_tsd[5:0] bits configuration, or deep fail-safe request from the fail-safe state machine when DFS = 1, the device stops and goes directly to DEEP-FS mode without power down sequence.

Exit of DEEP-FS mode is only possible by WAKE1 = 0 or after 4 s if the autoretry feature is activated by OTP\_Autorety\_en bit. The number of autoretry can be limited to 15 or infinite depending on OTP\_Autoretry\_infinite bit. VPRE restarts when VSUP >  $V_{SUP\_UVH}$  and WAKE1 or WAKE2 > WAKE12<sub>VIH</sub>.

#### 8.3 Fail-safe state machine

The fail-safe state machine starts when VBOS > V<sub>BOS\_POR</sub>. RSTB and PGOOD pins are released and the initialization of the device is opened.


When RSTB and PGOOD pins are released, the device is ready for application running mode with all the selected monitoring activated. From now on, the FS5502 reacts by asserting the pins (PGOOD, RSTB) according to its configuration when a fault is detected.

### 8.4 Power sequencing

VPRE is the first regulator to start automatically, before the SLOT\_0. The other regulators are starting from the OTP power sequencing configuration. Seven slots are available to program the start-up sequence of BUCK1, BUCK 3 and LDO1 regulators. The delay between each slot is equal and set to 250 µs.

The power up sequence starts at SLOT\_0 and ends at SLOT\_7 while the power down sequence is executed in reverse order. All the SLOTs are executed even if there is no regulator assigned to a SLOT. The regulators assigned to SLOT\_7 are not started during the power up sequence. They can be started (or not) later in Normal\_M mode with an I<sup>2</sup>C command to write in M\_REG\_CTRL1 register.


### High voltage PMIC with multiple SMPS and LDO



Each regulator is assigned to a SLOT by OTP configuration using OTP\_VB1S[2:0] for BUCK1, OTP\_VB3S[2:0] for BUCK3, and OTP\_LDO1S[2:0] for LDO1.

The different soft start duration of the BUCKs and the LDO should be considered in the SLOT assignment to achieve the correct sequence.

### High voltage PMIC with multiple SMPS and LDO



The FS5502\_OTP\_Mapping file used to generate the OTP configuration of the device draws the power up sequence of an OTP configuration in the OTP\_conf\_summary sheet.


### 8.5 Debug mode

The FS5502 enter in Debug mode with the sequence described in Figure 7:

- 1. DBG pin =  $V_{DBG}$  and  $VSUP > V_{SUP\ UVH}$
- 2. WAKE1 or WAKE2 > WAKE12<sub>VIH</sub>

 $V_{\text{DBG}}$  and VSUP can come up at the same time as long as WAKE1 or WAKE2 comes up the last.

### High voltage PMIC with multiple SMPS and LDO



When the DBG pin is asserted low after T<sub>DBG</sub> without I<sup>2</sup>C command access, the device starts with the internal OTP configuration.

If  $V_{DBG}$  voltage is maintained at DBG pin, a new OTP configuration can be emulated or programmed by  $I^2C$  communication using NXP FlexGUI interface and NXP socket EVB. When the OTP process is completed, the device starts with the new OTP configuration when DBG pin is asserted low. The OTP emulation/programming is possible for during engineering development only. The OTP programming in production is done by NXP only.

In OTP Debug mode (DBG = 5.0 V), the I<sup>2</sup>C address is fixed to 0x20 for the main digital access and 0x21 for the fail-safe digital access.

### **Table 4. Electrical characteristics**

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DBG}$	Debug mode entry threshold	4.5	_	5.5	V
T <sub>DBG</sub>	Debug mode entry filtering time	4	_	8	μs

## High voltage PMIC with multiple SMPS and LDO

# 9 Register mapping

Register	M/FS	Address					R/W	Read / Write	Reference		
		Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0	SPI	I <sup>2</sup> C		
M_FLAG	0	0	0	0	0	0	0	0/1	1/0	Read / Write	Section 10.3
M_MODE	0	0	0	0	0	0	1	0/1	1/0	Read / Write	Section 10.4
M_REG_CTRL1	0	0	0	0	0	1	0	0/1	1/0	Read / Write	Section 10.5
M_REG_CTRL2	0	0	0	0	0	1	1	0/1	1/0	Read / Write	Section 10.6
M_CLOCK	0	0	0	0	1	0	1	0/1	1/0	Read / Write	Section 10.7
M_INT_MASK1	0	0	0	0	1	1	0	0/1	1/0	Read / Write	Section 10.8
M_INT_MASK2	0	0	0	0	1	1	1	0/1	1/0	Read / Write	Section 10.9
M_FLAG1	0	0	0	1	0	0	0	0/1	1/0	Read / Write	Section 10.10
M_FLAG2	0	0	0	1	0	0	1	0/1	1/0	Read / Write	Section 10.11
M_VMON_REGX	0	0	0	1	0	1	0	0/1	1/0	Read / Write	Section 10.12
M_LVB1_SVS	0	0	0	1	0	1	1	0	1	Read only	Section 10.13
M_MEMORY0	0	1	0	0	0	1	1	0/1	1/0	Read / Write	Section 10.14
M_MEMORY1	0	1	0	0	1	0	0	0/1	1/0	Read / Write	Section 10.15
M_DEVICEID	0	1	0	0	1	0	1	0	1	Read only	Section 10.16
FS_GRL_FLAGS	1	0	0	0	0	0	0	0	1	Read only	Section 11.3
FS_I_OVUV_SAFE_REACTION1	1	0	0	0	0	0	1	0/1	1/0	Write during INIT then Read only	Section 11.4
FS_I_NOT_OVUV_SAFE_REACTION1	1	0	0	0	0	1	0	0/1	1/0	Write during INIT then Read only	
FS_I_OVUV_SAFE_REACTION2	1	0	0	0	0	1	1	0/1	1/0	Write during INIT then Read only	Section 11.5
FS_I_NOT_OVUV_SAFE_REACTION2	1	0	0	0	1	0	0	0/1	1/0	Write during INIT then Read only	
FS_I_FSSM	1	0	0	1	0	0	1	0/1	1/0	Write during INIT then Read only	
FS_I_NOT_FSSM	1	0	0	1	0	1	0	0/1	1/0	Write during INIT then Read only	
FS_I_SVS	1	0	0	1	0	1	1	0/1	1/0	Write during INIT then Read only	Section 11.7
FS_I_NOT_SVS	1	0	0	1	1	0	0	0/1	1/0	Write during INIT then Read only	
FS_OVUVREG_STATUS	1	0	1	0	0	0	1	0/1	1/0	Read / Write	Section 11.8
FS_SAFE_IOS	1	0	1	0	0	1	1	0/1	1/0	Read / Write	Section 11.9
FS_DIAG	1	0	1	0	1	0	0	0/1	1/0	Read / Write	Section 11.10
FS_INTB_MASK	1	0	1	0	1	0	1	0/1	1/0	Read / Write	<u>Section 11.11</u>
FS_STATES	1	0	1	0	1	1	0	0/1	1/0	Read / Write	Section 11.12

### High voltage PMIC with multiple SMPS and LDO

## 10 Main register mapping

### 10.1 Main writing registers overview

Table 5. Main writing registers overview

	5. Main writing										
ic	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16		
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
n	M_FLAG	0	0	0	0	0	0	0	0		
		0	0	0	0	0	0	I2C_M_CRC	I2C_M_REC		
	M_MODE	0	0	0	0	0	0	0	0		
		0	EXT_FIN_DIS	0	0	0	W2DIS	W1DIS	GOTOSTBY		
	M_REG_CTRL1	VPRE_PD_DIS	VPDIS	RESERVED	BUCK1DIS	RESERVED	BUCK3DIS	LDO1DIS	RESERVED		
		0	VPEN	RESERVED	BUCK1EN	RESERVED	BUCK3EN	LDO1EN	RESERVED		
	M_REG_CTRL2	RESE	RVED	RESERVED	BUCK1TSDCFG	RESERVED	BUCK3TSDCFG	LDO1TSDCFG	RESERVED		
		0	0	0	VPRESE	RLS[1:0]	0	VPRESE	RHS[1:0]		
	M_CLOCK	MOD_CONF		FOUT_MU	FOUT_MUX_SEL[3:0]			FOUT_PHASE[2:0]			
		FOUT_ CLK_SEL	EXT_FIN_SEL	FIN_DIV	MOD_EN		CLK_TU	NE[3 :0]			
	M_INT_MASK1	0	VPREOC_M	0	BUCK1OC_M	RESERVED	BUCK3OC_M	LDO1OC_M	RESERVED		
		0	0	RESERVED	BUCK1TSD_M	RESERVED	BUCK3TSD_M	LDO1TSD_M	RESERVED		
	M_INT_MASK2	0	0	0	0	RESERVED	VBOSUVH_M	COM_M	VPRE_ FB_OV_M		
		RESERVED	VSUPUV7	0	VPREUVH	VSUPUVL_M	VSUPUVH_M	WAKE1_M	WAKE2_M		
	M_FLAG1	RESERVED	RESERVED	VPREOC	BUCK1OC	RESERVED	BUCK3OC	LDO10C	RESERVE		
		0	RESERVED	RESERVED	BUCK1OT	RESERVED	BUCK3OT	LDO10T	RESERVE		
	M_FLAG2	VPRE_FB_OV	VSUPUV7	0	0	0	0	0	0		
		VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	0	0	WK2FLG	WK1FLG		
	M_VMON_REGX	0	0	0	0	0	0	0	0		
		0	0	0	0	0		VMON1_REG[2:0]			
	M_MEMORY0			ı	M_MEMOI	RY0[15:0]	1				
	M_MEMORY1				M_MEMOI	RY1[15:0]					

### 10.2 Main reading registers overview

Table 6. Main reading registers overview

ic	Register name	bit 23	bit 22	bit 21	bit 20	bit 20 bit 19		bit 17	bit 16	
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
1	M_FLAG	COM_ERR	WU_G	VPRE_G	RESERVED	VBUCK1_G	RESERVED	VBUCK3_G	VLDO1_G	
		RESERVED	0	0	0	0	0	I2C_M_CRC	I2C_M_REQ	
	M_MODE	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PLL_LOCK_RT	
		EXT_FIN_ SEL_RT	RESERVED	MAIN_NORMAL	RESERVED	RESERVED	W2DIS	W1DIS	RESERVED	
	M_REG_CTRL1	VPRE_PD_DIS	VPDIS	RESERVED	BUCK1DIS	RESERVED	BUCK3DIS	LDO1DIS	RESERVED	
		0	VPEN	RESERVED	BUCK1EN	RESERVED	BUCK3EN	LDO1EN	RESERVED	
	M_REG_CTRL2	RESE	RVED	RESERVED	BUCK1TSDCFG	RESERVED	BUCK3TSDCFG	LDO1TSDCFG	RESERVED	
		RESERVED	RESERVED	RESERVED	VPRESRLS[1:0]		RESERVED VPRESRHS		RHS[1:0]	
	M_CLOCK	MOD_CONF		FOUT_MU	X_SEL[3:0]	FOUT_PHASE[2:0]				
		FOUT_ CLK_SEL	RESERVED	FIN_DIV	MOD_EN	CLK_TUNE[3:0]				
	M_INT_MASK1	RESERVED	VPREOC_M	RESERVED	BUCK1OC_M	RESERVED	BUCK3OC_M	LDO1OC_M	RESERVED	
		RESERVED	RESERVED	RESERVED	BUCK1TSD_M	RESERVED	BUCK3TSD_M	LDO1TSD_M	RESERVED	
	M_INT_MASK2	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	VBOSUVH_M	COM_M	VPRE_ FB_OV_M	
		RESERVED	VSUPUV7_M	RESERVED	VPREUVH_M	VSUPUV_M	VSUPUVH_M	WAKE1_M	WAKE2_M	

FS5502

### High voltage PMIC with multiple SMPS and LDO

Logic	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16		
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8		
	M_FLAG1	VBOSUVH	RESERVED	VPREOC	BUCK1OC	RESERVED	BUCK3OC	LDO10C	RESERVED		
		CLK_FIN_ DIV_OK	RESERVED	RESERVED	BUCK1OT	RESERVED	BUCK3OT	LDO10T	RESERVED		
	M_FLAG2	VPRE_FB_OV	VSUPUV7	RESERVED	BUCK1_ST	RESERVED	BUCK3_ST	LDO1_ST	RESERVED		
		VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	WK2RT	WK1RT	WK2FLG	WK1FLG		
	M_VMON_REGX	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED		
		RESERVED	RESERVED	RESERVED	RESERVED VMON1_REG[2:0]						
	M_LVB1_SVS	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED		
		RESERVED	RESERVED	RESERVED			LVB1_SVS[4:0]		,		
	M_MEMORY0				M_MEMO	RY0[15:0]					
	M_MEMORY1				M_MEMO	RY1[15:0]					
	M_DEVICEID	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED		
			M_DEVICEID[7:0]								

## 10.3 M\_FLAG register

### Table 7. M\_FLAG register bit allocation

		bit anotatio	••					
Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	0	0
Read	COM_ERR	WU_G	VPRE_G	RESERVED	VBUCK1_G	RESERVED	VBUCK3_G	VLDO1_G
Reset	0	1	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	0	0	0	I2C_M_CRC	I2C_M_REQ
Read	RESERVED	0	0	0	0	0	I2C_M_CRC	I2C_M_REQ

0

### Table 8. M\_FLAG register bit description

Bit	Symbol	Description
23	COM_ERR	Report an error in the Communication (SPI or I <sup>2</sup> C)  COM_ERR = SPI_M_CRC or SPI_M_CLK or SPI_M_REQ or I2C_M_CRC or I2C_M_REQ or FS_COM_G
		0 No failure
		1 Failure
		Reset condition: Real time information - cleared when all individual bits are cleared
22	WU_G	Report a wake-up event by WAKE1 or WAKE2 <b>WU_G</b> = WK1FLG or WK2FLG
		0 No wake event
		1 Wake event
		Reset condition: Real time information - cleared when all individual bits are cleared
21	VPRE_G	Report an event on VPRE (status change or failure)  VPRE_G = VPREOC or VPREUVH or VPREUVL or VPRE_FB_OV
		0 No event
		1 Event occurred
		Reset condition: Real time information - cleared when all individual bits are cleared

FS5502

Reset

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

## High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description					
19	VBUCK1_G	Report an event on BUCK1 (status change or failure)  VBUCK1_G = BUCK1OC or BUCK1OT					
		0 No event					
		1 Event occurred					
		Reset condition: Real time information - cleared when all individual bits are cleared					
17	VBUCK3_G	Report an event on BUCK3 (status change or failure)  VBUCK3_G = BUCK3OC or BUCK3OT					
		0 No event					
		1 Event occurred					
		Reset condition: Real time information - cleared when all individual bits are cleared					
16	VLDO1_G	Report an event on LDO1 (status change or failure)  VLDO1_G = LDO1OC or LDO1OT					
		0 No event					
		1 Event occurred					
		Reset condition: Real time information					
9	I2C_M_CRC	Main domain I <sup>2</sup> C communication CRC issue					
		0 No error					
		1 Error detected in the I <sup>2</sup> C CRC					
		Reset condition: POR / clear on write (write 1)					
8	I2C_M_REQ	Invalid main domain I <sup>2</sup> C access (wrong Write or Read, Write to INIT registers in normal mode, wrong address)					
		0 No error					
		1 I <sup>2</sup> C violation					
		Reset condition: POR / clear on Write (write 1)					

## 10.4 M\_MODE register

### Table 9. M\_MODE register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PLL_ LOCK_RT
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	EXT_ FIN_DIS	0	0	0	W2DIS	W1DIS	GOTOSTBY
Read	EXT_FIN_ SEL_RT	RESERVED	MAIN_ NORMAL	RESERVED	RESERVED	W2DIS	W1DIS	RESERVED
Reset	0	0	1	0	0	0	0	0

## High voltage PMIC with multiple SMPS and LDO

Table 10. M\_MODE register bit description

Bit	Symbol	Description				
16	PLL_LOCK_RT	Real time status of the PPL				
		0 PLL not locked				
		1 PLL locked				
		Reset condition: POR				
15	EXT_FIN_SEL_RT	Real time status of FIN clock selection				
		0 Internal clock oscillator is selected				
		1 External FIN clock is selected				
		Reset condition: POR				
14	EXT_FIN_DIS	Disable request of EXT FIN selection at PLL input				
		0 No effect				
		1 Disable FIN selection				
		Reset condition: POR				
13	MAIN_NORMAL	Main state machine status				
		0 Main state machine is not in Normal mode				
		1 Main state machine is in Normal mode				
		Reset condition: POR				
10	W2DIS	WAKE2 wake up disable				
		0 wake up enable				
		1 wake up disable				
		Reset condition: POR				
9	W1DIS	WAKE1 wake up disable				
		0 Wake up enable				
		1 Wake up disable				
		Reset condition: POR				
8	GOTOSTBY	Standby mode request				
		0 Device remains in current state				
		1 Device enters in Standby mode				
		Reset condition: n.a.				

## 10.5 M\_REG\_CTRL1 register

Table 11. M\_REG\_CTRL1 register bit allocation

Table 11. III_RES_STREET register bit anocation								
Bit	23	22	21	20	19	18	17	16
Write	VPRE_PD_DIS	VPDIS	0	BUCK1DIS	0	BUCK3DIS	LDO1DIS	0
Read	VPRE_PD_DIS	RESERVED						
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	0	VPEN	0	BUCK1EN	0	BUCK3EN	LDO1EN	0
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

## High voltage PMIC with multiple SMPS and LDO

Table 12. M\_REG\_CTRL1 register bit description

Bit	Symbol	Description
23	VPRE_PD_DIS	Force disable of VPRE pull down
		0 No effect (VPRE pull down is automatically controlled by the logic)
		1 VPRE pull down disable request
		Reset condition: POR
22	VPDIS	Disable request of VPRE
		0 No effect (regulator remains in existing state)
		1 VPRE disable request
		Reset condition: POR
20	BUCK1DIS	Disable request of BUCK1
		0 No effect (regulator remains in existing state)
		1 BUCK1 disable request
		Reset condition: POR
18	BUCK3DIS	Disable request of BUCK3
		0 No effect (regulator remains in existing state)
		1 BUCK3 disable request
		Reset condition: POR
17	LDO1DIS	Disable request of LDO1
		0 No effect (regulator remains in existing state)
		1 LDO1 disable request
		Reset condition: POR
14	VPEN	Enable request of VPRE
		0 No effect (regulator remains in existing state)
		1 VPRE enable request (after a VPDIS request)
		Reset condition: POR
12	BUCK1EN	Enable request of BUCK1
		0 No effect (regulator remains in existing state)
		1 BUCK1 enable request
		Reset condition: POR
10	BUCK3EN	Enable request of BUCK3
		0 No effect (regulator remains in existing state)
		1 BUCK3 enable request
		Reset condition: POR
9	LDO1EN	Enable request of LDO1
		0 No effect (regulator remains in existing state)
		1 LDO1 enable request
		Reset condition: POR

### High voltage PMIC with multiple SMPS and LDO

OTP

## 10.6 M\_REG\_CTRL2 register

### Table 13. M\_REG\_CTRL2 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	BUCK1T SDCFG	0	BUCK3T SDCFG	LDO1T SDCFG	0
Read	RESERVED	RESERVED	RESERVED	BUCK1T SDCFG	RESERVED	BUCK3T SDCFG	LDO1T SDCFG	RESERVED
Reset	OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	VPRESRLS[1:0] 0 VPRESRHS		RHS[1:0]		
Read	RESERVED	RESERVED	RESERVED	VPRESRLS[1:0]		RESERVED	VPRESI	RHS[1:0]

OTP

OTP

### Table 14. M\_REG\_CTRL2 register bit description

0

Reset

Bit	Symbol	Description					
20	BUCK1TSDCFG	BUCK1 behavior in case of TSD					
		0 Regulator shutdown					
		1 Regulator shutdown and state machine transition to DEEP-FS					
		Reset condition: POR					
18	BUCK3TSDCFG	BUCK3 behavior in case of TSD					
		0 Regulator shutdown					
		1 Regulator shutdown and state machine transition to DEEP-FS					
		Reset condition: POR					
17	LDO1TSDCFG	LDO1 behavior in case of TSD					
		0 Regulator shutdown					
		1 Regulator shutdown and state machine transition to DEEP-FS					
		Reset condition: POR					
12 to 11	VPRESRLS[1:0]	VPRE low-side slew rate control					
		00 130 mA typical drive capability - slow					
		01 260 mA typical drive capability - medium					
		10 520 mA typical drive capability - fast					
		11 900 mA typical drive capability - ultra fast					
		Reset condition: POR					
9 to 8	VPRESRHS[1:0]	VPRE high-side slew rate control					
		00 130 mA typical drive capability - slow					
		01 260 mA typical drive capability - medium					
		10 520 mA typical drive capability - fast					
		11 900 mA typical drive capability - ultra fast					
		Reset condition: POR					

## High voltage PMIC with multiple SMPS and LDO

## 10.7 M\_CLOCK register

### Table 15. M\_CLOCK register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	MOD_CONF		FOUT_MU	X_SEL[3:0]	FOUT_PHASE[2:0]			
Read	MOD_CONF		FOUT_MU	X_SEL[3:0]		F	OUT_PHASE[2:	0]
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	FOUT_ CLK_SEL	EXT_ FIN_SEL	FIN_DIV	MOD_EN	CLK_TUNE[3 :0]			
Read	FOUT_ CLK_SEL	RESERVED	FIN_DIV	MOD_EN	CLK_TUNE[3:0]			
Reset	0	0	0	0	0	0	0	0

### Table 16. M\_CLOCK register bit description

Bit	Symbol	Description				
23	MOD_CONF	Modulation configuration of main oscillator				
		0 range ± 5 % 23 kHz				
		1 range ± 5 % 94 kHz				
		Reset condition: POR				
22 to 19	FOUT_MUX_SEL[3:0]	See <u>Table 67</u>				
18 to 16	FOUT_PHASE[2:0]	FOUT phase shifting configuration (see Section 18.2 "Phase shifting")				
		000 No shift				
		001 Shifted by 1 clock cycle of CLK running at 20 MHz				
		010 Shifted by 2 clock cycle of CLK running at 20 MHz				
		011 Shifted by 3 clock cycle of CLK running at 20 MHz				
		100 Shifted by 4 clock cycle of CLK running at 20 MHz				
		101 Shifted by 5 clock cycle of CLK running at 20 MHz				
		110 Shifted by 6 clock cycle of CLK running at 20 MHz				
		111 Shifted by 7 clock cycle of CLK running at 20 MHz				
		Reset condition: POR				
15	FOUT_CLK_SEL	FOUT_clk frequency selection (CLK1 or CLK2)				
		0 FOUT_clk = CLK1				
		1 FOUT_clk = CLK2				
		Reset condition: POR				
14	EXT_FIN_SEL	Enable request of EXT FIN selection at PLL input				
		0 No effect				
		1 FIN selection request				
		Reset condition: POR				

## High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description
13	FIN_DIV	FIN input signal divider selection
		0 Divider by 1
		1 Divider by 6
		Reset condition: POR
12	MOD_EN	Modulation activation of main oscillator
		0 Modulation disabled
		1 Modulation enabled
		Reset condition: POR
11 to 8	CLK_TUNE[3:0]	See <u>Table 66</u>

## 10.8 M\_INT\_MASK1 register

### Table 17. M INT MASK1 register bit allocation

· · · · · · · · · · · · · · · · · · ·								
Bit	23	22	21	20	19	18	17	16
Write	0	VPREOC_M	0	BUCK1OC_ M	0	BUCK3OC_ M	LDO1OC_M	0
Read	RESERVED	VPREOC_M	RESERVED	BUCK1OC_ M	RESERVED	BUCK3OC_ M	LDO1OC_M	RESERVED
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	0	0	0	BUCK1TSD_ M	0	BUCK3TSD_ M	LDO1TSD_M	0
Read	RESERVED	RESERVED	RESERVED	BUCK1TSD_ M	RESERVED	BUCK3TSD_ M	LDO1TSD_M	RESERVED
Reset	0	0	0	0	0	0	0	0

### Table 18. M\_INT\_MASK1 register bit description

Bit	Symbol	Description					
22	VPREOC_M	Inhibit INTERRUPT for VPRE overcurrent					
		0 INT not masked					
		1 INT masked					
		Reset condition: POR					
20	BUCK1OC_M	Inhibit INTERRUPT for BUCK1 overcurrent					
		0 INT not masked					
		1 INT masked					
		Reset condition: POR					
18	BUCK3OC_M	Inhibit INTERRUPT for BUCK3 overcurrent					
		0 INT not masked					
		1 INT masked					
		Reset condition: POR					

## High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description
17	LDO1OC_M	Inhibit INTERRUPT for LDO1 overcurrent
		0 INT not masked
		1 INT masked
		Reset condition: POR
12	BUCK1TSD_M	Inhibit INTERRUPT for BUCK1 overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR
10	BUCK3TSD_M	Inhibit INTERRUPT for BUCK3 overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR
9	LDO1TSD_M	Inhibit INTERRUPT for LDO1 overtemperature shutdown event
		0 INT not masked
		1 INT masked
		Reset condition: POR

## 10.9 M\_INT\_MASK2 register

### Table 19. M\_INT\_MASK2 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	VBOSUVH_ M	COM_M	VPRE_ FB_OV_M
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	VBOSUVH_ M	COM_M	VPRE_ FB_OV_M
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	0	VSUPUV7_M	0	VPREUVH_ M	VSUPUVL_M	VSUPUVH_ M	WAKE1_M	WAKE2_M
Read	RESERVED	VSUPUV7_M	RESERVED	VPREUVH_ M	VSUPUVL_M	VSUPUVH_ M	WAKE1_M	WAKE2_M
Reset	0	0	0	0	0	0	0	0

### Table 20. M\_INT\_MASK2 register bit description

Bit	Symbol	Description
18	VBOSUVH_M	Inhibit INTERRUPT for VBOS_UVH any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR

## High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description
17	COM_M	Inhibit INTERRUPT for COM any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR
16	VPRE_FB_OV_M	Inhibit INTERRUPT for VPRE_FB_OV
		0 INT not masked
		1 INT masked
		Reset condition: POR
14	VSUPUV7_M	Inhibit INTERRUPT for VSUP_UV7
		0 INT not masked
		1 INT masked
		Reset condition: POR
12	VREUVH_M	Inhibit INTERRUPT for VSUP_UVH
		0 INT not masked
		1 INT masked
		Reset condition: POR
11	VSUPUVL_M	Inhibit INTERRUPT for VSUP_UVL
		0 INT not masked
		1 INT masked
		Reset condition: POR
10	VSUPUVH_M	Inhibit INTERRUPT for VPRE_UVH
		0 INT not masked
		1 INT masked
		Reset condition: POR
9	WAKE1_M	Inhibit INTERRUPT for WAKE1 any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR
8	WAKE2_M	Inhibit INTERRUPT for WAKE2 any transition
		0 INT not masked
		1 INT masked
		Reset condition: POR

## 10.10 M\_FLAG1 register

### Table 21. M FLAG1 register bit allocation

_								
Bit	23	22	21	20	19	18	17	16
Write	VBOSUVH	0	VPREOC	BUCK1OC	0	BUCK3OC	LDO10C	0
Read	VBOSUVH	RESERVED	VPREOC	BUCK1OC	RESERVED	BUCK3OC	LDO10C	RESERVED
Reset	0	0	0	0	0	0	0	0

## High voltage PMIC with multiple SMPS and LDO

Bit	15	14	13	12	11	10	9	8
Write	0	0	0	BUCK1OT	0	BUCK3OT	LDO10T	0
Read	CLK_FIN_ DIV_OK	RESERVED	RESERVED	BUCK1OT	RESERVED	BUCK3OT	LDO10T	RESERVED
Reset	0	0	0	0	0	0	0	0

### Table 22. M\_FLAG1 register bit description

Table 22.	W_FLAGI register bit t	zescription
Bit	Symbol	Description
23	VBOSUVH	VBOS undervoltage high event (falling)
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
21	VPREOC	VPRE overcurrent event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
20	BUCK1OC	BUCK1 overcurrent event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
18	BUCK3OC	BUCK3 overcurrent
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
17	LDO10C	LDO1 overcurrent
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
15	CLK_FIN_DIV_OK	CLK_FIN_DIV monitoring
		0 Not OK: FIN <sub>ERR_LONG</sub> < CLK_FIN_DIV deviation < FIN <sub>ERR_SHORT</sub>
		1 OK: FIN <sub>ERR_SHORT</sub> < CLK_FIN_DIV deviation < FIN <sub>ERR_LONG</sub>
		Reset condition: Real time information
12	BUCK1OT	BUCK1 overtemperature shutdown event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
10	BUCK3OT	BUCK3 overtemperature shutdown event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)

### High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description			
9	LDO10T	LDO1 overtemperature shutdown event			
		0 No event			
		1 Event occurred			
		Reset condition: POR / Clear on Write (write 1)			

## 10.11 M\_FLAG2 register

### Table 23. M FLAG2 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	VPRE_ FB_OV	VSUPUV7	0	0	0	0	0	0
Read	VPRE_ FB_OV	VSUPUV7	RESERVED	BUCK1_ST	RESERVED	BUCK3_ST	LDO1_ST	RESERVED
Reset	0	1	1	1	1	1	1	1

Bit	15	14	13	12	11	10	9	8
Write	VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	0	0	WK2FLG	WK1FLG
Read	VPREUVL	VPREUVH	VSUPUVL	VSUPUVH	WK2RT	WK1RT	WK2FLG	WK1FLG
Reset	1	1	1	1	0	1	0	1

**Note:** Reset value for FS5502, wake up by Wake1, all regulators started by default during power up sequence.

Table 24. M\_FLAG2 register bit description

Bit	Symbol	Description
23	VPRE_FB_OV	VPRE_FB_OV event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
22	VSUPUV7	VSUP_UV7 event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
20	BUCK1_ST	BUCK1 state
		0 Regulator OFF
		1 Regulator ON
		Reset condition: Real time information
18	BUCK3_ST	BUCK3 state
		0 Regulator OFF
		1 Regulator ON
		Reset condition: Real time information

## High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description
17	LDO1_ST	LDO1 state
		0 regulator OFF
		1 regulator ON
		Reset condition: Real time information
15	VPREUVL	VPRE_UVL event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
14	VPREUVH	VPRE_UVH event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
13	VSUPUVL	VSUP_UVL event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
12	VSUPUVH	VSUP_UVH event
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
11	WK2RT	Report event: WAKE2 real time state
		0 WAKE2 is low level
		1 WAKE2 is high
		Reset condition: Real time information
10	WK1RT	Report event: WAKE1 real time state
		0 WAKE1 is low level
		1 WAKE1 is high
		Reset condition: Real time information
9	WK2FLG	WAKE2 wake up source flag
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)
8	WK1FLG	WAKE1 wake up source flag
		0 No event
		1 Event occurred
		Reset condition: POR / Clear on Write (write 1)

### High voltage PMIC with multiple SMPS and LDO

## 10.12 M\_VMON\_REGx register

### Table 25. M VMON REGx register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	0	0
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8

Bit	15	14	13	12	11	10	9	8
Write	0	0	0	0	0	VMON1_REG[2:0]		
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	VMON1_REG[2:0]		
Reset	0	0	0	0	0	0	0	0

#### Table 26. M VMON REGx register bit description

Bit	Symbol	Description			
10 to 8	VMON1_REG[2:0]	Regulator assignment to VMON1			
		000 External regulator			
		001 VPRE			
		010 LDO1			
		011 RESERVED			
		100 RESERVED			
		101 BUCK3			
		11x External regulator			
		Reset condition: POR			

## 10.13 M\_LVB1\_SVS register

0

Table 27. M <sub>_</sub>	able 27. M_LVB1_SVS register bit allocation							
Bit	23	22	21	20	19	18	17	16
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0
				1				
Bit	15	14	13	12	11	10	9	8
Read	RESERVED	RESERVED	RESERVED	LVB1_SVS[4:0]				

0

0

0

Reset

0

0

0

## High voltage PMIC with multiple SMPS and LDO

Table 28. M\_LVB1\_SVS register bit description

Bit	Symbol	Description
12 to 8	LVB1_SVS[4:0]	Static voltage scaling negative offset
		00000 0 mV
		00001 −6.25 mV
		00010 −12.50 mV
		00011 −18.75 mV
		00100 -25 mV
		00101 -31.25 mV
		00110 −37.5 mV
		00111 -43.75 mV
		01000 -50 mV
		01001 −56.25 mV
		01010 -62.5 mV
		01011 -68.75 mV
		01100 -75 mV
		01101 -81.25 mV
		01110 -87.5 mV
		01111 -93.75 mV
		10000 −100 mV
		Reset condition: POR

## 10.14 M\_MEMORY0 register

### Table 29. M MEMORY0 register bit allocation

Bit	23	22	21	20	19	18	17	16
						1.0		
Write				M_MEMO	RY0[15:8]			
Read				M_MEMO	RY0[15:8]			
Reset	0	0	0	0	0	0	0	0
		ı		l.	I			ı
Bit	15	14	13	12	11	10	9	8
Write			'	M_MEMC	PRY0[7:0]			,
Read		M_MEMORY0[7:0]						
Reset	0	0	0	0	0	0	0	0

### Table 30. M\_MEMORY0 register bit description

Bit	Symbol	Description			
23 to 8	M_MEMORY0[15:0]	Free memory field for data storage			
		0 16 bits free memory1			
		Reset condition: POR			

FS5502

### High voltage PMIC with multiple SMPS and LDO

## 10.15 M\_MEMORY1 register

### Table 31. M MEMORY1 register bit allocation

Table 01: M_MEMORT Fregister bit anocation									
Bit	23	22	21	20	19	18	17	16	
Write		M_MEMORY1[15:0]							
Read		M_MEMORY1[15:0]							
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
Write				M_MEMO	RY1[15:0]				
Read		M_MEMORY1[15:0]							
Reset	0	0	0	0	0	0	0	0	

### Table 32. M MEMORY1 register bit description

Bit	Symbol	Description			
23 to 8	M_MEMORY1[15:0]	Free memory field for data storage			
		0 16 bits free memory			
		1			
		Reset condition: POR			

## 10.16 M\_DEVICEID register

### Table 33. M\_DEVICEID register bit allocation

Bit	23	22	21	20	19	18	17	16	
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	
Reset	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	
Read	M_DEVICEID[7:0]								
Reset	0	0	0	0	0	0	0	0	

### Table 34. M\_DEVICEID register bit description

Bit	Symbol	Description		
15 to 8	M_DEVICEID[7:0]	Device ID		
		xx Device ID from OTP_DEVICEID[7:0] bits		
		Reset condition: POR		

## High voltage PMIC with multiple SMPS and LDO

## 11 Fail-safe register mapping

## 11.1 Fail-safe writing registers overview

Table 35. Fail-safe writing registers overview

ogic	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16			
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8			
ail-safe	FS_I_OVUV_ SAFE_REACTION1		MON_OV_ ACT[1:0]	VCOREMON_UV_FS_IMPACT[1:0]		0	RESERVED	RESERVED	RESERVED			
		RESERVED	RESERVED	RESERVED	0	VDDIO_OV_F	S_IMPACT[1:0]	VDDIO_UV_FS	_IMPACT[1:0]			
	FS_I_OVUV_	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED			
	SAFE_REACTION2	RESERVED	RESERVED	RESERVED	RESERVED	VMON1_OV_F	S_IMPACT[1:0]	VMON1_UV_FS	S_IMPACT[1:0]			
	FS_I_FSSM	FLT_ERR_C	NT_LIMIT[1:0]	0	RESERVED	RESERVED	0	RSTB_DUR	0			
	FS_I_SVS	RESERVED	0	RESERVED	DIS_8s	0	0	0	0			
				SVS_OFFSET[4:0]			0	0	0			
		0	0	0	0	0	0	0	0			
	FS_OVUVREG_ STATUS	VCOREMON_ OV	VCOREMON_ UV	VDDIO_OV	VDDIO_UV	RESERVED	RESERVED	RESERVED	RESERVED			
		RESERVED	RESERVED	VMON1_OV	VMON1_UV	0	FS_DIG_ REF_OV	FS_OSC_DRIFT	0			
	FS_RELEASE_	RELEASE_FS0B[15:8]										
	FS0B	RELEASE_FS0B[7:0]										
	FS_SAFE_IOS	PGOOD_DIAG	PGOOD_ EVENT	0	EXT_RSTB	0	0	RSTB_EVENT	RSTB_DIAG			
		RSTB_REQ	0	0	0	0	0	0	0			
	FS_DIAG	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED			
		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	I2C_FS_CRC	I2C_FS_REQ	RESERVED			
	FS_INTB_MASK	0	0	0	0	0	0	RESERVED	RESERVED			
		RESERVED	INT_INH_ VMON1_OV_UV	INT_INH_ VDDIO_OV_UV	INT_INH_ VCOREMON_ OV_UV	RESERVED	RESERVED	RESERVED	RESERVED			
	FS_STATES	0	DBG_EXIT	0	0	OTP_ CORRUPT	0	REG_ CORRUPT	0			
		0	0	0	0	0	0	0	0			

### High voltage PMIC with multiple SMPS and LDO

## 11.2 Fail-safe reading registers overview

Table 36. Fail-safe reading registers overview

.ogic	Register name	bit 23	bit 22	bit 21	bit 20	bit 19	bit 18	bit 17	bit 16
		bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8
ail-safe	FS_GRL_FLAGS	FS_COM_G	RESERVED	FS_IO_G	FS_REG_ OVUV_G	RESERVED	RESERVED	RESERVED	RESERVED
		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	FS_I_OVUV_ SAFE_REACTION1	VCOREN FS_IMP	ION_OV_ ACT[1:0]	VCOREMON_UV_	FS_IMPACT[1:0]	RESERVED	RESERVED	RESERVED	RESERVED
		RESERVED	RESERVED	RESERVED	RESERVED	VDDIO_OV_FS	S_IMPACT[1:0]	VDDIO_UV_FS	_IMPACT[1:0]
	FS_I_OVUV_	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	SAFE_REACTION2	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED VMON1_OV_FS_IMPACT[1:0]		VMON1_UV_F	S_IMPACT[1:0]
	FS_I_FSSM	FLT_ERR_CI	NT_LIMIT[1:0]	RESERVED	RESERVED	RESERVED	RESERVED	RSTB_DUR	RESERVED
		RESERVED	RESERVED	RESERVED	DIS_8s		FLT_ERF	R_CNT[3:0]	
	FS_I_SVS			SVS_OFFSET[4:0]			RESERVED	RESERVED	RESERVED
		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	FS_OVUVREG_ STATUS	VCOREMON_ OV	VCOREMON_ UV	VDDIO_OV	VDDIO_UV	RESERVED	RESERVED	RESERVED	RESERVED
		RESERVED	RESERVED	VMON1_OV	VMON1_UV	RESERVED	FS_DIG_ REF_OV	FS_OSC_DRIFT	RESERVED
	FS_SAFE_IOS	PGOOD_DIAG	PGOOD_ EVENT	PGOOD_SNS	EXT_RSTB	RSTB_DRV	RSTB_SNS	RSTB_EVENT	RSTB_DIAG
		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	FS_DIAG	RESERVED	RESERVED	RESERVED	RESERVED	ERRMON	RESERVED	RESERVED	RESERVED
		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	I2C_FS_CRC	I2C_FS_REQ	RESERVED
	FS_INTB_MASK	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
		RESERVED	INT_INH_ VMON1_OV_UV	INT_INH_ VDDIO_OV_UV	INT_INH_ VCOREMON_ OV_UV	RESERVED	RESERVED	RESERVED	RESERVED
	FS_STATES	RESERVED	RESERVED	DBG_MODE	RESERVED	OTP_ CORRUPT	RESERVED	REG_ CORRUPT	RESERVED
		RESERVED	RESERVED	RESERVED			FSM_STATE[4:0]		

## 11.3 FS\_GRL\_FLAGS register

### Table 37. FS GRL FLAGS register bit allocation

Bit	23	22	21	20	19	18	17	16	
Read	FS_COM_G	RESERVED	FS_IO_G	FS_REG_ OVUV_G	RESERVED	RESERVED	RESERVED	RESERVED	
Reset	0	0	0	1	0	0	0	0	

Bit	15	14	13	12	11	10	9	8
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

### High voltage PMIC with multiple SMPS and LDO

### Table 38. FS\_GRL\_FLAGS register bit description

Table 30. TO	_GINL_I LAGO registe	i bit description
Bit	Symbol	Description
23	FS_COM_G	Report an issue in the communication (I2C) <b>FS_COM_G</b> = I2C_FS_CRC or I2C_FS_REQ
		0 No failure
		1 Failure
		Reset condition: Real time information - cleared when all individual bits are cleared
21	FS_IO_G	Report an issue in one of the fail-safe IOs  FS_IO_G = PGOOD_DIAG or RSTB_DIAG
		0 No failure
		1 Failure
		Reset condition: real time information - cleared when all individual bits are cleared
20	FS_REG_OVUV_G	Report an issue in one of the voltage monitoring (OV or UV)  FS_REG_OVUV_G = VCOREMON_OV or VCOREMON_UV or VDDIO_OV or VDDIO_UV or VMON1_OV or VMON1_UV
		0 No failure
		1 Failure
		Reset condition: real time information - cleared when all individual bits are cleared

## 11.4 FS\_I\_OVUV\_SAFE\_REACTION1 register

### Table 39. FS I OVUV SAFE REACTION1 register bit allocation

Table 39. FS_I_OVOV_SAFE_REACTION Fregister bit allocation								
Bit	23	22	21	20	19	18	17	16
Write	VCOREM FS_IMPA		VCOREMON_UV_ FS_IMPACT[1:0]		0	RESERVED	RESERVED	RESERVED
Read	VCOREM FS_IMPA		VCOREMON_UV_ FS_IMPACT[1:0]		RESERVED	RESERVED	RESERVED	RESERVED
Reset	1	1	0	1	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	RESERVED	RESERVED	RESERVED	0	VDDIC FS_IMP/		VDDIO_ IMPAC	
Read	RESERVED	RESERVED	RESERVED	RESERVED	VDDIC FS_IMP/		VDDIO_ IMPAC	
Reset	0	0	0	0	1	1	0	1

### Table 40. FS\_I\_OVUV\_SAFE\_REACTION1 register bit description

Bit	Symbol	Description
23 to 22	VCOREMON_OV_FS_IMPACT[1:0]	<u>Table 79</u>
21 to 20	VCOREMON_UV_FS_IMPACT[1:0]	<u>Table 79</u>
11 to 10	VDDIO_OV_FS_IMPACT[1:0]	Table 82
9 to 8	VDDIO_UV_FS_IMPACT[1:0]	Table 82

### High voltage PMIC with multiple SMPS and LDO

### 11.5 FS\_I\_OVUV\_SAFE\_REACTION2 register

### Table 41. FS I OVUV SAFE REACTION2 register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	RESERVED							
Read	RESERVED							
Reset	1	1	0	1	1	1	0	1

Bit	15	14	13	12	11	10	9	8
Write	RESERVED	RESERVED	RESERVED	RESERVED	VMON1_OV_ FS_IMPACT[1:0]		VMON1_UV_ FS_IMPACT[1:0]	
Read	RESERVED	RESERVED	RESERVED	RESERVED	VMON1_OV_ FS_IMPACT[1:0]		VMON FS_IMP	
Reset	1	1	0	1	1	1	0	1

### Table 42. FS\_I\_OVUV\_SAFE\_REACTION2 register bit description

Bit	Symbol	Description
11 to 10	VMON1_OV_FS_IMPACT[1:0]	See <u>Table 84</u>
9 to 8	VMON1_UV_FS_IMPACT[1:0]	

## 11.6 FS\_I\_FSSM register

### Table 43. FS\_I\_FSSM register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	FLT_ERR_CI	NT_LIMIT[1:0]	0	RESERVED	RESERVED	0	RSTB_DUR	0
Read	FLT_ERR_CI	FLT_ERR_CNT_LIMIT[1:0]		RESERVED	RESERVED	RESERVED	RSTB_DUR	RESERVED
Reset	0	1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	RESERVED	0	RESERVED	DIS_8s	0	0	0	0
Read	RESERVED	RESERVED RESERVED		DIS_8s		FLT_ERR_CNT[3:0]		
Reset	1	0	0	0	0	0	0	1

### Table 44. FS\_I\_FSSM register bit description

Bit	Symbol	Description			
23 to 22	FLT_ERR_CNT_LIMIT[1:0]	See <u>Table 87</u>			
17	RSTB_DUR	RSTB pulse duration configuration			
		0 10 ms			
		1 1.0 ms			
		Reset condition: POR			

## High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description
12	DIS_8s	Disable 8 s timer
		0 RSTB low 8 s counter enabled
		1 RSTB low 8 s counter disabled
		Reset condition: POR
11 to 8	FLT_ERR_CNT[3:0]	Reflect the value of the fault error counter
		0000 0
		0001 1
		0010 2
		0011 3
		0100 4
		0101 5
		0110 6
		0111 7
		1000 8
		1001 9
		1010 10
		1011 11
		1100 12
		Reset condition: Real time information

## 11.7 FS\_I\_SVS register

### Table 45. FS I SVS register bit allocation

Bit	23	22	21	20	19	18	17	16
Write			VS_OFFSET[4:		0	0	0	
Read		S	VS_OFFSET[4:	RESERVED	RESERVED	RESERVED		
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0

## High voltage PMIC with multiple SMPS and LDO

Table 46. FS\_I\_SVS register bit description

Bit	Symbol	Description
23 to 19	SVS_OFFSET[4:0]	Static voltage scaling negative offset
		0 0000 0 mV
		0 0001 −6.25 mV
		0 0010 -12.50 mV
		0 0011 −18.75 mV
		0 0100  −25 mV
		0 0101 −31.25 mV
		0 0110 −37.5 mV
		0 0111 -43.75 mV
		0 1000 -50 mV
		0 1001 -56.25 mV
		0 1010 -62.5 mV
		0 1011 -68.75 mV
		0 1100 -75 mV
		0 1101 -81.25 mV
		0 1110 -87.5 mV
		0 1111 −93.75 mV
		1 0000 -100 mV
		Reset condition: POR

## 11.8 FS\_OVUVREG\_STATUS register

### Table 47. FS OVUVREG STATUS register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	VCOREMON_ OV	VCOREMON_ UV	VDDIO_OV	VDDIO_UV	RESERVED	RESERVED	RESERVED	RESERVED
Read	VCOREMON_ OV	VCOREMON_ UV	VDDIO_OV	VDDIO_UV	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	1	0	1	0	1	0	1

Bit	15	14	13	12	11	10	9	8
Write	RESERVED	RESERVED	VMON1_OV	VMON1_UV	0	FS_DIG_ REF_OV	FS_OSC_ DRIFT	0
Read	RESERVED	RESERVED	VMON1_OV	VMON1_UV	RESERVED	FS_DIG_ REF_OV	FS_OSC_ DRIFT	RESERVED
Reset	0	1	0	1	0	0	0	0

## High voltage PMIC with multiple SMPS and LDO

Table 48. FS\_OVUVREG\_STATUS register bit description

Bit	Symbol	Description
23	VCOREMON OV	
23	VCOREINION_OV	Overvoltage monitoring on VCOREMON
		0 No overvoltage
		1 Overvoltage reported on VCOREMON
		Reset condition: POR / clear on write (write 1)
22	VCOREMON_UV	Undervoltage monitoring on VCOREMON
		0 No undervoltage
		1 Undervoltage reported on VCOREMON
		Reset condition: POR / clear on write (write 1)
21	VDDIO_OV	Overvoltage monitoring on VDDIO
		0 No overvoltage
		1 Overvoltage reported on VDDIO
		Reset POR / clear on write (write 1) condition
20	VDDIO_UV	Undervoltage monitoring on VDDIO
		0 No undervoltage
		1 Undervoltage reported on VDDIO
		Reset condition: POR / clear on write (write 1)
13	VMON1_OV	Overvoltage monitoring on VMON1
		0 No overvoltage
		1 Overvoltage reported on VMON1
		Reset condition: POR / clear on write (write 1)
12	VMON1_UV	Undervoltage monitoring on VMON1
		0 No undervoltage
		1 Undervoltage reported on VMON1
		Reset condition: POR / clear on write (write 1)
9	FS_DIG_REF_OV	Overvoltage of the internal digital fail-safe reference voltage
		0 No overvoltage
		Overvoltage reported of the internal digital fail-safe reference voltage
		Reset condition: POR / clear on write (write 1)
8	FS_OSC_DRIFT	Drift of the fail-safe OSC
		0 No drift
		1 Oscillator drift
		Reset condition: POR / clear on write (write 1)

# High voltage PMIC with multiple SMPS and LDO

# 11.9 FS\_SAFE\_IOs register

## Table 49. FS\_SAFE\_IOS register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	PGOOD_ DIAG	PGOOD_ EVENT	0	EXT_RSTB	0	0	RSTB_ EVENT	RSTB_DIAG
Read	PGOOD_ DIAG	PGOOD_ EVENT	PGOOD_ SNS	EXT_RSTB	RSTB_DRV	RSTB_SNS	RSTB_ EVENT	RSTB_DIAG
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	RSTB_REQ	0	0	0	0	0	0	0
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

#### Table 50. FS\_SAFE\_IOS register bit description

Bit	Symbol	Description
23	PGOOD_DIAG	Report a PGOOD Short to High
		0 No failure
		1 Short circuit HIGH
		Reset condition: POR / clear on write (write 1)
22	PGOOD_EVENT	Report a Power GOOD event
		0 No Power GOOD
		1 Power GOOD event occurred
		Reset condition: POR / clear on write (write 1)
21	PGOOD_SNS	Sense of PGOOD pad
		0 PGOOD pad sensed low
		1 PGOOD pad sensed high
		Reset condition: Real time information
20	EXT_RSTB	Report an external RESET
		0 No external RESET
		1 External RESET
		Reset condition: POR / clear on write (write 1)
19	RSTB_DRV	RSTB driver – digital command
		0 RSTB driver command sensed low
		1 RSTB driver command sensed high
		Reset condition: Real time information
18	RSTB_SNS	Sense of RSTB pad
		0 RSTB pad sensed low
		1 RSTB pad sensed high
		Reset condition: Real time information

# High voltage PMIC with multiple SMPS and LDO

Bit	Symbol	Description					
17	RSTB_EVENT	Report a RSTB event					
		0 No RESET					
		1 RESET occurred					
		Reset condition: POR / clear on write (write 1)					
16	RSTB_DIAG	Report a RSTB short to high					
		0 No failure					
		1 Short circuit high					
		Reset condition: POR / clear on write (write 1)					
15	RSTB_REQ	Request assertion of RSTB (Pulse)					
		0 No assertion					
		1 RSTB assertion (pulse)					
		Reset condition: POR					

# 11.10 FS\_DIAG register

## Table 51. FS\_DIAG register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	RESERVED							
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	I2C_FS_CRC	I2C_FS_REQ	RESERVED
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	I2C_FS_CRC	I2C_FS_REQ	RESERVED
Reset	1	0	0	0	0	0	0	1

#### Table 52. FS\_DIAG register bit description

Bit	Symbol	Description				
10	I2C_FS_CRC	Fail-safe I <sup>2</sup> C communication CRC issue				
		0 No error				
		1 Error detected in the CRC				
		Reset condition: POR / clear on write (write 1)				
9	I2C_FS_REQ	Invalid fail-safe I <sup>2</sup> C access (wrong write or read, write to INIT registers in normal mode, wrong address)				
		0 No error				
		1 I <sup>2</sup> C violation				
		Reset condition: POR / clear on write (write 1)				

## High voltage PMIC with multiple SMPS and LDO

# 11.11 FS\_INTB\_MASK register

#### Table 53. FS INTB MASK register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	0	0	0	0	0	RESERVED	RESERVED
Read	RESERVED							
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8
Write	RESERVED	INT_INH_ VMON1_ OV_UV	INT_INH_ VDDIO_ OV_UV	INT_INH_ VCOREMON_ OV_UV	RESERVED	RESERVED	RESERVED	RESERVED
Read	RESERVED	INT_INH_ VMON1_ OV_UV	INT_INH_ VDDIO_ OV_UV	INT_INH_ VCOREMON_ OV_UV	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0

#### Table 54. FS INTB MASK register bit description

Bit	Symbol	Description				
14	INT_INH_VMON1_OV_UV	Inhibit INTERRUPT on VMON1 OV and UV event				
		0 Interruption NOT MASKED				
		1 Interruption MASKED				
		Reset condition: POR				
13	INT_INH_VDDIO_OV_UV	Inhibit INTERRUPT on VDDIO OV and UV event				
		0 Interruption NOT MASKED				
		1 Interruption MASKED				
		Reset condition: POR				
12	INT_INH_VCOREMON_OV_UV	Inhibit INTERRUPT on VCOREMON OV and UV event				
		0 Interruption NOT MASKED				
		1 Interruption MASKED				
		Reset condition: POR				

# 11.12 FS\_STATES register

#### Table 55. FS\_STATES register bit allocation

Bit	23	22	21	20	19	18	17	16
Write	0	DBG_EXIT	0	0	OTP_ CORRUPT	0	REG_ CORRUPT	0
Read	RESERVED	RESERVED	DBG_MODE	RESERVED	OTP_ CORRUPT	RESERVED	REG_ CORRUPT	RESERVED
Reset	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	
Write	0	0	0	0	0	0	0	0	
Read	RESERVED	RESERVED	RESERVED	FSM_STATE[4:0]					
Reset	0	0	0	0	0	1	1	0	

FS5502 Preliminary data sheet All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

# High voltage PMIC with multiple SMPS and LDO

## Table 56. FS\_STATES register bit description

Bit	Symbol	Description
22	DBG_EXIT	Leave DEBUG mode
		0 No action
		1 Leave DEBUG mode
		Reset condition: POR
21	DBG_MODE	DEBUG mode status
		0 NOT in DEBUG mode
		1 In DEBUG mode
		Reset condition: Real time information
19	OTP_CORRUPT	OTP bits corruption detection (5 ms cyclic check)
		0 No error
		1 OTP CRC error detected
		Reset condition: POR / clear on write (write 1)
16	REG_CORRUPT	INIT register corruption detection (real time comparison)
7		0 No error
		INIT register content error detected (mismatch between FS_I_Register / FS_I_NOT_ Register)
		Reset condition: POR / clear on write (write 1)
12 to 8	FSM_STATE[4:0]	Report fail-safe state machine current state
		0 0110 INIT_FS
l		Reset condition: Real time information

## High voltage PMIC with multiple SMPS and LDO

# 12 OTP bits configuration

## 12.1 Overview

## Table 57. Main OTP\_REGISTERS

Legend: **bold** — Regulator behavior in case of TSD and VPRE slew rate parameters can be changed later by SPI/I<sup>2</sup>C.

Name	Address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
OTP_CFG_VPRE_1	14	0	0			VPRE	V[5:0]		
OTP_CFG_VPRE_2	15	0	0	0 VPRESC[5:0]					
OTP_CFG_VPRE_3	16	VPREII	LIM[1:0]	1	0	VPRESR	LS[1:0]	VPRESF	RHS[1:0]
OTP_CFG_BOOST_1	17	0	0	0	0		0	000	
OTP_CFG_BOOST_2	18	0	(	00			00000		
OTP_CFG_BOOST_3	19	0	0	0	0	0	1	0	0
OTP_CFG_BUCK1_1	1A				VB1\	/[7:0]			
OTP_CFG_BUCK1_2	1B	0	0	0	VB1IND	OPT[1:0]	VB1SV	VILIM[1:0]	0
OTP_CFG_BUCK2_1	1C				0000	0000			
OTP_CFG_BUCK2_2	1D	0	(	00	0	00	)	0	0
OTP_CFG_BUCK3_1	1E	BUCK3EN	VB3IND	OPT[1:0]			VB3V[4:0]	VB3V[4:0]	
OTP_CFG_BUCK3_2	1F		000		\	/B1GMCOMP[2:0]	]	VB3SWI	LIM[1:0]
OTP_CFG_LDO	20	0		000	-	LDO1ILIM	LDO1V[2:0]		
OTP_CFG_SEQ_1	21	0	0		111		VB1S[2:0]		
OTP_CFG_SEQ_2	22	0	0		111			LDO1S[2:0]	
OTP_CFG_SEQ_3	23	0	0	0	0	0		VB3S[2:0]	
OTP_CFG_CLOCK_1	24	0	0		VPRE_ph[2:0]		1	0	0
OTP_CFG_CLOCK_2	25	0	0		BUCK1_ph[2:0]			000	
OTP_CFG_CLOCK_3	26	0	0		BUCK3_ph[2:0]			000	
OTP_CFG_CLOCK_4	27	BUCK3_ clk_sel	0	BUCK1_ clk_sel	0	VPRE_clk_sel	PLL_sel	0	1
OTP_CFG_SM_1	28	0	0			conf_TS	SD[5:0]		
OTP_CFG_SM_2	29	0	0	0	VPRE_off_dly	1	1	PSYNC_CFG	PSYNC_EN
OTP_CFG_VSUP_UV	2A	0	0	0	0	0	0	0	VSUPCFG
OTP_CFG_I2C	2B	0	0	0	0		M_I2CDE	VADDR[3:0]	
OTP_CFG_OV	2C	0	0	0	0	0	VDE	DIO_REG_ASSIGN	N[2:0]
OTP_CFG_DEVID	2D				Device	ID[7:0]			

# High voltage PMIC with multiple SMPS and LDO

Table 58. Fail-safe OTP\_REGISTERS

Table 30. Fall-Sale	OTT_INEOR	JI LIKO							
Name	Address	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	ВІТ0
OTP_CFG_UVOV_1	0A				VCORE	V[7:0]			
OTP_CFG_UVOV_2	0B		VDDIOC	VTH[3:0]			VCOREC	OVTH[3:0]	
OTP_CFG_UVOV_3	0C	0	0	VDDIO_V		VCO	RE_SVS_CLAM	P[4:0]	
OTP_CFG_UVOV_4	0D	0	0	0	0		VMON10	OVTH[3:0]	
OTP_CFG_UVOV_5	0E	0	0	0	0	0	0	0	0
OTP_CFG_UVOV_6	0F		VDDIOU	VTH[3:0]	,		VCOREL	JVTH[3:0]	
OTP_CFG_UVOV_7	10	0	0	0	0		VMON1U	JVTH[3:0]	
OTP_CFG_UVOV_8	11	0	0	0	0	0	0	0	0
OTP_CFG_PGOOD	12	0	PGOOD_ RSTB	0	0	0	PGOOD_ VMON1	PGOOD_ VDDIO	PGOOD_ VCORE
OTP_CFG_ABIST1	13	0	0	0	0	0	0	0	0
OTP_CFG_ASIL	14	1	0	0	0	0	0	0	VMON1_EN
OTP_CFG_I2C	15	0	0	0	0		FS_I2CDE\	VADDR[3:0]	-
OTP_CFG_DGLT_DUR_1	16	0	0	VCORE_U\	/_DGLT[1:0]	VCORE_ OV_DGLT	VDDIO_UV	_DGLT[1:0]	VDDIO_ OV_DGLT
OTP_CFG_DGLT_DUR_2	17	0	0	0	0	0	VMON1_U\	/_DGLT[1:0]	VMON1_ OV_DGLT

# 12.2 Main OPT bit description

Table 59. Main OPT bit description

Address	Register	Bit	Symbol	Value	Description
14	OTP_CFG_VPRE_1	P_CFG_VPRE_1 5 to 0	VPREV[5:0]		VPRE output voltage
				01 0111	4.1 V
				10 0000	5.0 V
15	OTP_CFG_VPRE_2	5 to 0	VPRESC[5:0]		VPRE slope compensation
				00 0100	40 mV/μs
				00 0101	50 mV/μs
				00 0110	60 mV/μs
				00 0111	70 mV/μs
				00 1000	80 mV/μs
				00 1001	90 mV/μs
				00 1010	100 mV/µs
				00 1110	140 mV/µs
				01 0001	170 mV/µs
				01 0100	200 mV/µs
				01 1000	240 mV/µs

Address	Register	Bit	Symbol	Value	Description
16	6 OTP_CFG_VPRE_3	7 to 6	VPREILIM[1:0]		VPRE current limitation threshold
				00	50 mV
				01	80 mV
				10	120 mV
				11	150 mV
		3 to 2	VPRESRLS[1:0]		VPRE low-side slew rate control
				00	PU/PD/130 mA
				01	PU/PD/260 mA
				10	PU/PD/520 mA
				11	PU/PD/900 mA
		1 to 0	VPRESRHS[1:0]		VPRE high-side slew rate control
				00	PU/PD/130 mA
				01	PU/PD/260 mA
				10	PU/PD/520 mA
				11	PU/PD/900 mA
1A	OTP_CFG_BUCK1_1	7 to 0	VB1V[7:0]		VBUCK1 output voltage
				0100 0000	0.8 V
				0100 0100	0.825 V
				0101 0000	0.9 V
				0101 1000	0.95 V
				0110 0000	1.0 V
				01100100	1.025 V
				0110 0101	1.03125 V
				0111 0000	1.1 V
				1000 0000	1.2 V
				1000 1000	1.25 V
				1001 0000	1.3 V
				1001 1000	1.35 V
				1010 0000	1.4 V
				1011 0000	1.5 V
				1011 0001	1.8 V
1B	OTP_CFG_BUCK1_2	4 to 3	VB1INDOPT[1:0]		BUCK1 inductor selection
				00	1 μΗ
				01	0.47 µH
				10	1.5 μH
		2 to 1	VB1SWILIM{1:0]		BUCK1 current limitation
				01	2.6 A
ı				11	4.5 A

Address	Register	Bit	Symbol	Value	Description
1E	OTP_CFG_BUCK3_1	7	BUCK3EN		BUCK3 enable
				0	Disabled
				1	Enabled
		6 to 5	VB3INDOPT[1:0]		BUCK3 inductor selection
				00	1 µH
				01	0.47 µH
				10	1.5 µH
		4 to 0	VB3V[4:0]		VBUCK3 output voltage
				0 0000	1.0 V
				0 0001	1.1 V
				0 0010	1.2 V
				0 0011	1.25 V
				0 0100	1.3 V
				0 0101	1.35 V
				0 0110	1.5 V
				0 0111	1.6 V
				0 1000	1.8 V
				0 1110	2.3 V
				1 0000	2.5 V
				1 0001	2.8 V
				1 0101	3.3 V
1F	OTP_CFG_BUCK3_2	P_CFG_BUCK3_2 4 to 2	VB1GMCOMP[2:0]		BUCK1 compensation network
				001	16.25 GM
				010	32.5 GM
				011	48.75 GM
				100	65 GM
				101	81.25 GM
				110	97.5 GM
		1 to 0	VB3SWILIM[1:0]		BUCK3 current limitation
				01	2.6 A
				11	4.5 A
20	OTP_CFG_LDO	3	LDO1ILIM		VLDO1 current limitation
				0	400 mA
				1	150 mA
		2 to 0	LDO1V[2:0]		VLDO1 output voltage
				000	1.1 V
				001	1.2 V
				010	1.6 V
				011	1.8 V
				100	2.5 V
				101	2.8 V
				110	3.3 V
				111	5.0 V

Address	Register	Bit	Symbol	Value	Description
21	OTP_CFG_SEQ_1	2 to 0	VB1S[2:0]		BUCK1 sequencing slot
				000	Regulator start and stop in Slot 0
				001	Regulator start and stop in Slot 1
				010	Regulator start and stop in Slot 2
				011	Regulator start and stop in Slot 3
				100	Regulator start and stop in Slot 4
				101	Regulator start and stop in Slot 5
				110	Regulator start and stop in Slot 6
				111	Regulator does not start (enabled by I <sup>2</sup> C)
22	OTP_CFG_SEQ_2	2 to 0	LDO1S[2:0]		LDO1 sequencing slot
				000	Regulator start and stop in Slot 0
				001	Regulator start and stop in Slot 1
				010	Regulator start and stop in Slot 2
				011	Regulator start and stop in Slot 3
				100	Regulator start and stop in Slot 4
				101	Regulator start and stop in Slot 5
				110	Regulator start and stop in Slot 6
				111	Regulator does not start (enabled by I <sup>2</sup> C)
23	OTP_CFG_SEQ_3	SEQ_3 2 to 0	VB3S[2:0]		BUCK3 sequencing slot
				000	Regulator start and stop in Slot 0
				001	Regulator start and stop in Slot 1
				010	Regulator start and Stop in Slot 2
				011	Regulator start and stop in Slot 3
				100	Regulator start and stop in Slot 4
				101	Regulator start and stop in Slot 5
				110	Regulator start and stop in Slot 6
				111	Regulator does not start (enabled by I <sup>2</sup> C)
24	OTP_CFG_CLOCK_1	5 to 3	VPRE_ph[2:0]		VPRE phase (delay) selection
				000	no delay
				001	delay 1
				010	delay 2
				011	delay 3
				100	delay 4
				101	delay 5
				110	delay 6
				111	delay 7

Address	Register	Bit	Symbol	Value	Description
25	OTP_CFG_CLOCK_2	5 to 3	BUCK1_ph[2:0]		VBUCK1 phase (delay) selection
				000	no delay
				001	delay 1
				010	delay 2
				011	delay 3
				100	delay 4
				101	delay 5
				110	delay 6
				111	delay 7
26	OTP_CFG_CLOCK_3	5 to 3	BUCK3_ph[2:0]		VBUCK3 phase (delay) selection
				000	no delay
				001	delay 1
				010	delay 2
				011	delay 3
				100	delay 4
				101	delay 5
				110	delay 6
				111	delay 7
27	7 OTP_CFG_CLOCK_4	7	BUCK3_clk_sel		BUCK3 clock selection
				0	2.22 MHz
				1	RESERVED
		5	BUCK1_clk_sel		BUCK1 clock selection
				0	2.22 MHz
				1	RESERVED
		3	VPRE_clk_sel		VPRE clock selection
				0	RESERVED
				1	CLK_DIV2
		2	PLL_sel		PLL enable
				0	Disabled
				1	Enabled
28	OTP_CFG_SM_1	5 to 0	conf_TSD[5]	RESERVED	
			conf_TSD[4]		BUCK1 behavior in case of TSD
				0	BUCK1 shutdown
				1	BUCK1 shutdown + DFS
			conf_TSD[3]	RESERVED	
			conf_TSD[2]		BUCK3 behavior in case of TSD
				0	BUCK3 shutdown
				1	BUCK3 Shutdown + DFS
			conf_TSD[1]		LDO1 behavior in case of TSD
				0	LDO1 shutdown
				1	LDO1 shutdown + DFS
			conf_TSD[0]	RESERVED	

Address	Register	Bit	Symbol	Value	Description
29	OTP_CFG_SM_2	4	VPRE_off_dly		Delay to turn OFF VPRE at device power down
				0	250 µs
				1	32 ms
		1 PSYNC_CFG		Synchronization with 1x FS5502 or 1x PF82	
				0	2x FS5502
				1	1x FS5502 and 1x PF82
		0	PSYNC_EN		Synchronization with two devices
			0	Disabled	
				1	Enabled
2A OTP_CFG_VSUP_UV	OTP_CFG_VSUP_UV 0	VSUP_CFG		VSUP undervoltage threshold configuration	
				0	4.9 V for Vpre < 4.5 V
				1	6.2 V for Vpre > 4.5 V
2B	OTP_CFG_I2C	3 to 0	3 to 0 M_I2CDEVADDR[3:0]		Device I <sup>2</sup> C address
			0000	Address D0	
				1111	Address D15
2C	OTP_CFG_OV	2 to 0	VDDIO_REG_ASSIGN[2:0]		Regulator assigned to VDDIO
				000	External regulator
				001	VPRE
				010	RESERVED
				011	LDO2
				100	BUCK3
				101	External regulator
				110	External regulator
				111	External regulator
2D	OTP_CFG_DEVID	7 to 0	DeviceID[7:0]		Device ID

# High voltage PMIC with multiple SMPS and LDO

# 12.3 Fail-safe OPT bit description

#### Table 60. Fail-safe OPT bit description

Address	Register	Bit	Symbol	Value	Description				
0A	OTP_CFG_UVOV_1	7 to 0	VCORE_V[7:0]		VCORE (VBUCK1) monitoring voltage				
				0100 0000	0.8 V				
				0100 0100	0.825 V				
				0101 0000	0.9 V				
			0101 1000	0.95 V					
				0110 0000	1 V				
				01100100	1.025 V				
				0110 0101	1.03125 V				
			0110 000	0110 0000	1.1 V				
					1000 0000	1.2 V			
				1000 1000	1.25 V				
				1001 0000	1.3 V				
				1001 1000	1.35 V				
				1010 0000	1.4 V				
								1011 0000	1.5 V
				1011 0001	1.8 V				

Address	Register	Bit	Symbol	Value	Description
0B	OTP_CFG_UVOV_2	7 to 4	VDDIOOVTH[3:0]		VDDIO overvoltage threshold configuration
				0000	104.5 %
				0001	105 %
				0010	105.5 %
				0011	106 %
				0100	106.5 %
				0101	107 %
				0110	107.5
			0111	108 %	
				1000	108.5 %
				1001	109 %
				1010	109.5 %
				1011	110 %
				1100	110.5 %
				1101	111 %
				1110	111.5 %
				1111	112 %
		3 to 0	VCOREOVTH[3:0]		VCOREMON overvoltage threshold configuration
				0000	104.5 %
				0001	105 %
				0010	105.5 %
				0011	106 %
				0100	106.5 %
				0101	107 %
				0110	107.5
				0111	108 %
				1000	108.5 %
				1001	109 %
				1010	109.5 %
				1011	110 %
				1100	110.5 %
				1101	111 %
				1110	111.5 %
				1111	112 %
0C	OTP_CFG_UVOV_3	5	VDDIO_V		VDDIO voltage selection
				0	3.3 V
				1	5 V

Address	Register	Bit	Symbol	Value	Description
0C	OTP_CFG_UVOV_3	4 to 0	VCORE_SVS_		SVS max value allowed (mask)
			CLAMP[4:0]	00000	2 steps available (12.5mV)
				00001	4 steps available (25mV)
				00011	8 steps available (50mV)
				00100	16 steps available (100mV)
0D	OTP_CFG_UVOV_4	3 to 0	VMON1OVTH[3:0]		VMON1 overvoltage threshold configuration
				0000	104.5 %
				0001	105 %
				0010	105.5 %
				0011	106 %
				0100	106.5 %
				0101	107 %
				0110	107.5
				0111	108 %
				1000	108.5 %
				1001	109 %
				1010	109.5 %
				1011	110 %
				1100	110.5 %
				1101	111 %
				1110	111.5 %
				1111	112 %

Address	Register	Bit	Symbol	Value	Description
0F	OTP_CFG_UVOV_6	7 to 4	VDDIOUVTH[3:0]		VDDIO undervoltage threshold configuration
				0000	95.5 %
				0001	95 %
				0010	94.5 %
				0011	94 %
				0100	93.5 %
				0101	93 %
				0110	92.5 %
				0111	92 %
				1000	91.5 %
				1001	91 %
				1010	90.5 %
				1011	90 %
				1100	89.5 %
				1101	89 %
				1110	88.5 %
				1111	88 %
		3 to 0	VCOREUVTH[3:0]		VCOREMON undervoltage threshold configuration
				0000	95.5 %
				0001	95 %
				0010	94.5 %
				0011	94 %
				0100	93.5 %
				0101	93 %
				0110	92.5 %
				0111	92 %
				1000	91.5 %
				1001	91 %
				1010	90.5 %
				1011	90 %
				1100	89.5 %
				1101	89 %
				1110	88.5 %
				1111	88 %

Address	Register	Bit	Symbol	Value	Description
10	OTP_CFG_UVOV_7	3 to 0	VMON1UVTH[3:0]		VMON1 undervoltage threshold configuration
				0000	95.5 %
				0001	95 %
				0010	94.5 %
				0011	94 %
				0100	93.5 %
				0101	93 %
				0110	92.5 %
				0111	92 %
				1000	91.5 %
				1001	91 %
				1010	90.5 %
				1011	90 %
				1100	89.5 %
				1101	89 %
				1110	88.5 %
				1111	88 %
12	OTP_CFG_PGOOD	2	PGOOD_RSTB		RSTB assignment to PGOOD
				0	Not assigned
				1	Assigned
			PGOOD_VMON1		VMON1 assignment to PGOOD
				0	Not assigned
				1	Assigned
		1 PGOOD_VDDIO			VDDIO assignment to PGOOD
				0	Not assigned
				1	Assigned
		0	PGOOD_VCORE		VCORE (BUCK1) assignment to PGOOD
				0	Not assigned
				1	Assigned
14	OTP_CFG_ASIL	0	VMON1_EN		VMON1 monitoring enable
				0	Disabled
				1	Enabled
15	OTP_CFG_I2C	3 to 0	FS_I2CDEVADDR[3:0]		Device I <sup>2</sup> C address
				0000	Address D0
				1111	Address D15

## High voltage PMIC with multiple SMPS and LDO

Address	Register	Bit	Symbol	Value	Description
16	OTP_CFG_DGLT_DUR_1	5 to 4	VCORE_UV_DGLT[1:0]		VCORE undervoltage filtering time
				00	5 µs
				01	15 µs
				10	25 µs
				11	40 µs
		3	VCORE_OV_DGLT		VCORE overvoltage filtering time
				0	25 µs
				1	45 µs
		2 to 1	VDDIO_UV_DGLT[1:0]		VDDIO undervoltage filtering time
				00	5 µs
				01	15 µs
				10	25 µs
				11	40 µs
		0	VDDIO_OV_DGLT		VDDIO overvoltage filtering time
				0	25 µs
				1	45 µs
17	OTP_CFG_DGLT_DUR_2	2 to 1 VMON1_UV_DGLT[1:			VMON1 undervoltage filtering time
				00	5 µs
				01	15 µs
				10	25 µs
				11	40 µs
		0	VMON1_OV_DGLT		VMON1 overvoltage filtering time
				0	25 μs
				1	45 µs

# 13 Best of supply

#### 13.1 Functional description

VBOS regulator manages the best of supply from VSUP and VPRE to efficiently generate 5.0 V output to supply the internal biasing of the device. VBOS is also the supply of VPRE high side.

VBOS undervoltage might not guarantee the full functionality of the device. Consequently, VBOS\_UVL detection powers down the device.

 $V_{SUP\_UV7}$  undervoltage threshold is used to enable the path from VSUP to VBOS when VSUP <  $V_{SUP\_UV7}$  to have a low drop path from VSUP, while VPRE is going low and to power up the device when VPRE is not started. When VSUP >  $V_{SUP\_UV7}$ , VBOS is forced to use VPRE to optimize the efficiency.

#### High voltage PMIC with multiple SMPS and LDO

#### 13.2 Best of supply electrical characteristics

#### Table 61. Best of supply electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>BOS</sub>	Best of supply output voltage	3.3	5.0	5.25	V
V <sub>BOS_UVH</sub>	VBOS undervoltage threshold high (VBOS rising)	4.1	_	4.5	V
V <sub>BOS_UVL</sub>	VBOS undervoltage threshold low (VBOS falling)	3.2	_	3.4	V
T <sub>BOS_UV</sub>	$V_{\mbox{\scriptsize BOS\_UVL}}$ and $V_{\mbox{\scriptsize BOS\_UVL}}$ filtering time	6.0	10	15	μs
V <sub>BOS_POR</sub>	VBOS power on reset threshold	_	_	2.5	V
T <sub>BOS_POR</sub>	V <sub>BOS_POR</sub> filtering time	0.5	_	1.5	μs
I <sub>BOS</sub>	Best of supply current capability	_	_	60	mA
C <sub>OUT_BOS</sub>	Output capacitor	4.7	_	10	μF
	Output decoupling capacitor	0.1	_	_	μF

## 14 High voltage buck: VPRE

## 14.1 Functional description

VPRE block is a high voltage, synchronous, peak current mode buck controller. VPRE works in force PWM mode and uses external logical level NMOS. VPRE input voltage is naturally limited to  $V_{SUP} = L_{PI\_DCR} \times L_{PRE} + V_{PRE\_UVL} / D_{MAX}$  with  $D_{MAX} = 1 - (V_{PRE\_SW} \times T_{PRE\_OFF\_MIN})$ . A bootstrap capacitor is required to supply the gate drive circuit of the high-side NMOS. The output voltage is configurable by OTP from 4.1 V to 5.0 V, and the switching frequency is 455 kHz. The stability is ensured by an external Type 2 compensation network with slope compensation.

The output current is sensed via an external shunt in series with the inductor and the maximum current capability is defined by the external components (NMOS gate charge, inductor, shunt resistor), the gate driver current capability and the switching frequency. An overcurrent detection is implemented to protect the external MOSFETs. If an overcurrent is detected after the HS minimum TON time, the HS is turned OFF and will be turned ON again at the next rising edge of the switching clock. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition on VPRE and/or one of the cascaded regulators.

The maximum input voltage is 60 V and allows operation in 24 V truck applications without external protection to sustain ISO 16750-2:2012 load dump pulse 5b. VPRE must be the input supply of the BUCK1. VPRE can be the input supply of BUCK3 and LDO1. VPRE can be the supply of local loads remaining inside the ECU.


By default, VPRE switching frequency is derived from the internal oscillator, and can be synchronized with an external frequency signal applied at FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by SPI/I<sup>2</sup>C.

V<sub>PRE\_UVH</sub>, V<sub>PRE\_UVL</sub> and V<sub>PRE\_FB\_OV</sub> thresholds are monitored from PRE\_FB pin and manage some transitions of the main state machine described in <u>Section 8.1 "Simplified functional state diagram"</u>.

FS5502

## High voltage PMIC with multiple SMPS and LDO

## 14.2 Application schematic




A PI filter, with  $F_{RES}$  = 1 / [2 $\pi$  x  $\sqrt{(LCpi1)}$ ] and calculated for Fres <  $V_{PRE\_SW}$  / 10, is required to filter VPRE switching frequency on the Battery line. VSUP1,2 pins must be connected before the PI filter for a clean biasing of the device. Cpi1 capacitor shall be implemented close to VSUP1,2 pins. Cpi2 capacitor shall be implemented close to Q1. The bootstrap capacitor value should be sized to be >10 times the gate source capacitor of Q1. Gate to source resistor on Q1 and Q2 is recommended in case of pin disconnection to guarantee a passive switch OFF of the transistors.

## 14.3 Compensation network and stability

The external compensation network, made with  $R_{COMP}$ ,  $C_{COMP}$  and  $C_{HF}$  shall be calculated for best compromise between stability and transient response, based on below conceptual plot of Type 2 compensation network transfer function.

#### High voltage PMIC with multiple SMPS and LDO



#### **Calculation method**


- System bandwidth for VPRE = 455 kHz:  $F_{bw}$  =  $V_{PRE\ SW}$  / 10
- Compensation zero: Fz = F<sub>bw</sub> / 10
- Compensation pole for VPRE = 455 KHz:  $Fp = V_{PRE SW} / 2$
- $F_{GBW} = 1 / (2\pi x R_{SHUNT} x V_{PRE} LIM GAIN x C_{OUT} PRE)$
- Error amplifier gain: EA\_gain = (V<sub>REF</sub> / V<sub>PRE</sub>) x gmEA x R<sub>COMP</sub> = 10 ^ LOG (F<sub>BW</sub> / F<sub>GBW</sub>)
- V<sub>REF</sub> = 1.0 V, R<sub>COMP</sub> = V<sub>PRE</sub> x (EA\_gain / gmEA\_min)
- $C_{COMP} = 1 / (2\pi x Fz x R_{COMP})$
- $C_{HF} = 1 / (2\pi x Fp x R_{COMP})$
- Slope compensation: Se > (V<sub>PRE</sub> / L<sub>VPRE</sub>) x R<sub>SHUNT</sub> x V<sub>PRE LIM GAIN</sub>

# Use case calculation with $V_{PRE}$ = 4.1 V, $L_{VPRE}$ = 6.8 $\mu$ H, $V_{PRE\_SW}$ = 455 kHz, $C_{OUT\_PRE}$ = 60 $\mu$ F, $R_{SHUNT}$ = 5.0 $m\Omega$

- System bandwidth: F<sub>bw</sub> = 45 kHz
- Compensation zero: Fz = 4.5 kHz
- Compensation pole: Fp = 227.5 kHz
- $F_{GBW} = 106.1 \text{ kHz}$
- Error amplifier gain: EA\_gain = 10 ^ LOG (F<sub>BW</sub> / F<sub>GBW</sub>) = 0.43
- $R_{COMP} = 1.76 \text{ k}\Omega = 1.8 \text{ k}\Omega$
- C<sub>COMP</sub> = 19.87 nF = 22 nF
- $C_{HF} = 397 pF = 390 pF$
- Slope compensation: Se > 15 mV/µs


#### Use case stability verification

 $\bullet\,$  Phase margin target PM > 45° and gain margin target GM > 6dB.



Use case transient response verification

## High voltage PMIC with multiple SMPS and LDO



## 14.4 VPRE electrical characteristics

## Table 62. VPRE electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
$V_{PRE}$	Output voltage (OTP_VPREV[5:0] bits)	3.98	4.1	4.22	V
		4.85	5.0	5.15	V
V <sub>PRE_SOFT_START</sub>	Output voltage from 10 % to 90 %	<del></del>	500	_	μs
	Digital DAC soft start completion	_	_	1.35	ms
V <sub>PRE_STARTUP</sub>	Overshoot at startup	<del>-</del>	_	3	%
V <sub>PRE_FB_OV</sub>	Over voltage threshold protection	5.5	6.0	6.5	V
T <sub>PRE_FB_OV</sub>	V <sub>PRE_FB_OV</sub> filtering time	1	2	3	μs
V <sub>PRE_UVH</sub>	Under voltage threshold high	2.9	_	3.1	V
V <sub>PRE_UVL</sub>	Under voltage threshold low	2.5	_	2.7	V

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>PRE_UV</sub>	V <sub>PRE_UVH</sub> and V <sub>PRE_UVL</sub> filtering time	6.0	10	15	μs
V <sub>PRE_SW</sub>	Switching frequency range (OTP_VPRE_clk_sel bit)	430	455	480	kHz
L <sub>VPRE</sub>	Inductor for V <sub>PRE_SW</sub> = 455 kHz	4.7	6.8	10	μH
V <sub>PRE_LOAD_REG</sub>	Transient load regulation ( $C_{OUT\_PRE}$ = 66 $\mu$ F, from 1.0 A to 3.0 A, di/dt = 300 mA/ $\mu$ s)	-3	_	3	%
T <sub>PRE_ON_MIN</sub>	HS minimum ON time	15	25	35	ns
T <sub>PRE_OFF_MIN</sub>	HS minimum OFF time	20	40	60	ns
R <sub>SHUNT</sub>	Current sense resistor (±1 %)	10	_	20	mΩ
V <sub>PRE_LIM_GAIN</sub>	Current sense amplifier gain	4.5	5	5.5	
V <sub>PRE_LIM_TH1</sub>	Current sense amplifier peak detection	37.5	50	62.5	mV
	threshold (OTP VPREILIM[1:0] bits)	64	80	96	mV
	(6 11.1.1	96	120	144	mV
		120	150	180	mV
I <sub>LIM_PRE</sub>	Inductor peak current limitation range ( $R_{SHUNT} = 10 \text{ m}\Omega$ , $V_{PRE\_LIM\_TH1} = 120 \text{ m}V$ ) $I_{LIM\_PRE} = V_{PRE\_LIM\_TH} / R_{SHUNT}$ to be recalculated for different $R_{SHUNT}$ and different $V_{PRE\_LIM\_TH}$	9.6	12	14.4	A
V <sub>PRE_DRV</sub>	HS and LS gate driver output voltage	_	VBOS	_	V
I <sub>PRE_GATE_DRV</sub>	HS and LS gate driver pull up and pull down current capability (OTP_VPRESRHS[1:0] and OTP_VPRESRLS[1:0] bits by default +	60	130	220	mA
		120	260	430	mA
	VPRESRHS[1:0] and VPRESRLS[1:0] bits by	220	520	860	mA
	I <sup>2</sup> C)	420	5 50 80 120 150 12 VBOS 130 260	1490	mA
C <sub>OUT_PRE</sub>	Output capacitor	44	_	_	μF
	Output decoupling capacitor	0.1	_	_	μF
C <sub>IN_PRE</sub>	Input capacitor (Cpi2)	20	_	_	μF
	Input decoupling capacitor	0.1	_	_	μF
I <sub>PRE_DRV</sub>	Combined HS + LS gate driver average current capability  IPRE_DRV < VPRE_SW × (QCHS + QCLS)  with QCHS = gate charge of Q2 at VBOS  with QCLS = gate charge of Q1 at VBOS	_	_	30	mA
gmEA	Error amplifier transconductance	1.0	1.5	2.1	mS

## High voltage PMIC with multiple SMPS and LDO

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>PRE_SLOPE</sub>	Slope compensation (OTP_VPRESC[5:0] bits)	29	40	51	mV/μs
		36	50	64	mV/μs
		43	60	77	mV/μs
		51	70	89	mV/us
		58	80	102	mV/μs
		65	90	115	mV/μs
		73	100	127	mV/μs
		102	140	178	mV/μs
		124	170	216	mV/μs
		146	200	254	mV/μs
		175	240	305	mV/μs
T <sub>PRE_UV_DFS</sub>	$V_{\mbox{\footnotesize{PRE}}}\ _{\mbox{\footnotesize{UVL}}}$ filtering time to go to DEEP-FS during VPRE start up	1.8	2	2.2	ms
T <sub>PRE_DT</sub>	Dead time to avoid cross conduction	_	30	_	ns
R <sub>PRE_DIS</sub>	Discharge resistor (when VPRE is disabled)	250	500	1000	Ω
I <sub>PRE_SW_LKG</sub>	PRE_SW leakage	_	_	10	μΑ
R <sub>DRV_OFF</sub>	HS and LS gate driver pull-down resistor when VPRE is disabled	5	_	35	kΩ
R <sub>BOOT_OFF</sub>	PRE_BOOT pull-down resistor when VPRE is disabled	1.2	_	2.6	kΩ
I <sub>BOOT LKG</sub>	PRE_BOOT leakage	_	_	10	μА

#### 14.5 VPRE external MOSFETs

#### MOSFETs selection:


- Logical level NMOS, gate drive comes from VBOS (5.0 V)
- VDS > 60 V for 24 V truck, bus applications
- VDS > 40 V for 12 V automotive applications
- Low Qg, Qg < 15 nC at Vgs = 5.0 V is recommended
- Recommended references

Applications	Fpre	Ipre < 2.0 A	Ipre < 4.0 A	Ipre < 6.0 A	Ipre < 10 A
12 V	455 kHz	BUK9K25-40E	BUK9K25-40E	BUK9K18-40E	BUK9K18-40E
24 V	455 kHz	BUK9K35-60E	BUK9K35-60E	BUK9K35-60E	n.a.

VPRE switching slew rate can be configured by  $I^2C$  to align with external MOSFET selection, VPRE switching frequency, and to optimize power dissipation and EMC performance. FS5502 is using current source to drive the external MOSFET so adding an external serial resistor with the gate will not affect the slew rate. It is recommended to change the current source selection by  $I^2C$  to change the slew rate.


VPRE MOSFET switching time can be estimated to  $T_{SW}$  =  $(Q_{GD} + Q_{GS} / 2) / I_{PRE\_GATE\_DRV}$  using the gate charge definition from <u>Figure 12</u>.  $Q_{GD}$  and  $Q_{GS}$  can be extracted from the MOSFET data sheet.

#### High voltage PMIC with multiple SMPS and LDO



## 14.6 VPRE efficiency

VPRE efficiency versus current load is given for information based on external component criteria provided and VSUP voltage 14 V. If the conditions change, it has to be recalculated with the FS5502\_PDTCAL tool. The real efficiency has to be verified by measurement at the application level.



## 14.7 VPRE not populated

When two FS5502 are used, only one VPRE may be required. It is possible to not populate the external components of the second VPRE to optimize the bill of material.

In that case, specific connection of the VPRE2 pins is required:

• PRE FB2 must be connected to PRE FB1

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

#### High voltage PMIC with multiple SMPS and LDO

- PRE\_CSP2 must be connected to PRE\_FB1
- PRE COMP2 must be left open
- PRE SW2 must be connected to GND
- PRE BOOT2 must be connected to VBOS2
- PRE GHS2 and PRE GLS2 must be left open

After the startup phase, VPRE2 shall be disabled by I<sup>2</sup>C with VPDIS bit.

## 15 Low voltage buck: BUCK1

## 15.1 Functional description

BUCK1 block is low voltage, synchronous, valley current mode buck converters with integrated HS PMOS and LS NMOS. BUCK1 works in force with PWM. The output voltage is configurable by OTP from 0.8 V to 1.8 V, the switching frequency is 2.22 MHz and the output current is limited to 3.6 A peak output current. The input of these blocks must be connected to the output of VPRE. The stability is ensured by an internal Type 2 compensation network with slope compensation.


By default, BUCK1 switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I<sup>2</sup>C.

An overcurrent detection and a thermal shutdown are implemented on BUCK1 to protect the internal MOSFETs. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

Soft ramp when the regulators are enabled or disabled with SVS control. Programmable phase shift control is implemented, see Section 18 "Clock management".

## 15.2 Application schematic: Single phase mode

In this configuration, BUCK1 output is configured and controlled independently by I<sup>2</sup>C.



#### 15.3 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter. The error amplifier gain is configurable with

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved

#### High voltage PMIC with multiple SMPS and LDO

OTP\_VB1GMCOMP[2:0] bits for BUCK 1 regulator. It is recommended to use the default value that covers most of the use cases.


Decreasing the gain reduces the regulation bandwidth and increase the phase and gain margin but transient performance is degraded. Increasing the gain enlarges the regulation bandwidth and improves the transient performance but the phase and gain margin is degraded.

OTP\_VB1INDOPT[1:0] scales the slope compensation and the zero cross detection according to the inductor value. 1.0 µH is the recommended inductor value for BUCK1.


Use case with  $V_{PRE}$  = 4.1 V,  $V_{BUCK1}$  = 1.0 V,  $L_{VBUCK1}$  = 1.0  $\mu$ H,  $V_{BUCK1\_SW}$  = 2.22 MHz,  $C_{OUT\ BUCK1}$  = 44  $\mu$ F, default Err Amp gain

#### Use case stability verification

• Phase margin target PM > 45° and gain margin target GM > 6 dB.



Use case transient response verification



## High voltage PMIC with multiple SMPS and LDO

#### 15.4 BUCK1 electrical characteristics

#### Table 63. BUCK1 electrical characteristics


 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

2.5		5.5 1.8	V
_	_	1.8	V
	0.5		
0	2.5	_	Α
-2	_	+2	%
2.1	2.22	2.35	MHz
0.47	1.0	1.5	μН
44	_	_	μF
0.1	_	_	μF
4.7	_	_	μF
0.1	_	_	μF
-25	_	+25	mV
-3	_	+3	%
2.0	2.6	3.1	А
3.6	4.5	5.45	А
_	6.5	_	mV/μs
_	_	410	μs
_	_	50	mV
9	30	54	ns
_	_	135	mΩ
_	_	80	mΩ
250	500	1000	Ω
160	_	_	°C
_	9	_	°C
3	5	8	μs
	0.47  44  0.1  4.7  0.1  -25  -3  2.0  3.6  -  -  9  -  250  160  -	2.1     2.22       0.47     1.0       44     —       0.1     —       4.7     —       0.1     —       -25     —       2.0     2.6       3.6     4.5       —     —       9     30       —     —       250     500       160     —       9     9	2.1       2.22       2.35         0.47       1.0       1.5         44       —       —         0.1       —       —         4.7       —       —         0.1       —       —         -25       —       +25         -3       —       +3         2.0       2.6       3.1         3.6       4.5       5.45         —       —       410         —       —       410         —       —       135         —       —       80         250       500       1000         160       —       —         —       9       —

## 15.5 BUCK1 efficiency

BUCK1 efficiency versus current load is given for information based on external component criteria provided and VPRE voltage 4.1 V. If the conditions change, it has to be recalculated with the VR5502\_PDTCAL tool. The real efficiency has to be verified by measurement at the application level.

#### High voltage PMIC with multiple SMPS and LDO



# 16 Low voltage buck: BUCK3

## 16.1 Functional description

BUCK3 block is a low voltage, synchronous, peak current mode buck converter with integrated HS PMOS and LS NMOS. BUCK3 works in force PWM and the output voltage is configurable by OTP from 1.0 V to 3.3 V, the switching frequency is 2.22 MHz and the output current is limited to 3.6 A peak output current. The input of this block can be connected to the output of VPRE. The stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, BUCK3 switching frequency is derived from the internal oscillator, and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I<sup>2</sup>C.


An overcurrent detection and a thermal shutdown are implemented on BUCK3 to protect the internal MOSFETs. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

BUCK3 is part number dependent according to OTP\_BUCK3EN bit. BUCK3\_INQ pin, used to bias internal BUCK3 driver, must be connected to BUCK3\_IN pin close to the device pins.

Programmable phase shift control is implemented, see <u>Section 18 "Clock management"</u>.

## High voltage PMIC with multiple SMPS and LDO

## 16.2 Application schematic




## 16.3 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter. OTP\_VB3INDOPT[1:0] scales the slope compensation and the zero cross detection according to inductor value. 1.0  $\mu$ H is the recommended inductor value for BUCK3.


Use case with  $V_{PRE}$  = 4.1 V,  $V_{BUCK3}$  = 2.3 V,  $L_{VBUCK3}$  = 1.0  $\mu H$ ,  $V_{BUCK3\_SW}$  = 2.22 MHz,  $C_{OUT\ BUCK3}$  = 44  $\mu F$ 

#### Use case stability verification

• Phase margin target PM > 45° and gain margin target GM > 6 dB.



Use case transient response verification



## High voltage PMIC with multiple SMPS and LDO

#### 16.4 BUCK3 electrical characteristics

#### Table 64. BUCK3 electrical characteristics


 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>BUCK3_IN</sub>	Input voltage range	2.5	_	5.5	V
V <sub>BUCK3</sub>	Output voltage (OTP_VB3V[4:0] bits) 1.0 V, 1.1 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.5 V, 1.6 V, 1.8 V, 2.3 V, 2.5 V, 2.8 V, 3.3 V	1.0	_	3.3	V
I <sub>BUCK1</sub>	DC output current capability	_	2.5	_	Α
V <sub>BUCK3_ACC</sub>	Output voltage accuracy (lout < 2.5 A)	-2	_	+2	%
V <sub>BUCK3_SW</sub>	Switching frequency range	2.1	2.22	2.35	MHz
L <sub>BUCK3</sub>	Inductor for V <sub>BUCK3_SW</sub> = 2.22 MHz (OTP_VB3INDOPT[1:0] bits)	0.47	1.0	1.5	μH
C <sub>OUT_BUCK3</sub>	Output capacitor	44	_	_	μF
	Output decoupling capacitor	0.1	_	_	μF
C <sub>IN_BUCK3</sub>	Input capacitor (close to BUCK3_IN pin)	4.7	_	_	μF
	Input decoupling capacitor (close to BUCK3_IN pin)	0.1	_	_	μF
V <sub>BUCK3_TLR</sub>	Transient load regulation (Cout = 44 $\mu$ F, from 200 mA to 1.0 A, di/dt = 2.0 A/ $\mu$ s)	-50	_	+50	mV
I <sub>LIM_BUCK3</sub>	Inductor peak current limitation range (OTP_VB3SWILIM[1:0] bits)	2.0	2.6	3.1	Α
		3.6	4.5	5.45	Α
T <sub>BUCK3_ON_MIN</sub>	HS minimum ON time	5	50	80	ns
V <sub>BUCK3_</sub> SOFT_START	Soft start during power up (from 10 % to 90 %) and power down (from 90 % to 10 %)	_	_	300	μs
V <sub>BUCK3_STARTUP</sub>	Overshoot at startup	_	_	50	mV
R <sub>BUCK3_HS_RON</sub>	HS PMOS RDSon	_	_	135	mΩ
R <sub>BUCK3_LS_RON</sub>	LS NMOS RDSon	_	_	80	mΩ
R <sub>BUCK3_DISCH</sub>	Discharge resistance (when BUCK3 is disabled)	250	500	1000	Ω
TSD <sub>BUCK3</sub>	Thermal shutdown threshold	160	_	_	°C
TSD <sub>BUCK3_HYST</sub>	Thermal shutdown threshold hysteresis	_	9	_	°C
T <sub>BUCK3_TSD</sub>	Thermal shutdown filtering time	3	5	8	μs

## 16.5 BUCK3 efficiency

BUCK3 efficiency versus current load is given for information based on external component criteria provided and VPRE voltage 4.1 V. If the conditions change, it has to be recalculated with the FS5502\_PDTCAL tool. The real efficiency has to be verified by measurement at the application level.

#### High voltage PMIC with multiple SMPS and LDO




# 17 Linear voltage regulator: LDO1

## 17.1 Functional description

An LDO1 block is a linear voltage regulator. The output voltage is configurable by OTP from 1.1 V to 5.0 V. A minimum voltage drop is required depending on the output current capability (0.5 V for 150 mA and 1.0 V for 400 mA). The LDO current capability is linear with the voltage drop and can be estimated to  $I(mA) = 500 \times V_{LDO1\_DROP} - 100$  for intermediate voltage drop between 0.5 V and 1.0 V.

LDO1 input supply is externally connected to VPRE or another supply. An overcurrent detection and a thermal shutdown are implemented on LDO1 to protect the internal pass device.

## 17.2 Application schematics



FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

#### High voltage PMIC with multiple SMPS and LDO

#### 17.3 LDO1 electrical characteristics

#### Table 65. LDO1 electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>LDO1_IN</sub>	Input voltage range	2.5	_	6.5	V
V <sub>LDO1</sub>	Output voltage (OTP_VLDO1V[2:0]) 1.1 V, 1.2 V, 1.6 V, 1.8 V, 2.5 V, 2.8 V, 3.3 V, 5.0 V	1.1	_	5.0	V
V <sub>LDO1_ACC_150</sub>	Output voltage accuracy, 150 mA current capability	-2	_	+2	%
V <sub>LDO1_ACC_400</sub>	Output voltage accuracy, 400 mA current capability	-3	_	+3	%
V <sub>LDO1_DROP_150</sub>	Minimum voltage drop for 150 mA current capability	0.5	_	_	V
V <sub>LDO1_DROP_400</sub>	Minimum voltage drop for 400 mA current capability	1.0	_	_	V
C <sub>IN_LDO1</sub>	Input capacitor (close to LDO1_IN pin)	1.0	_	_	μF
C <sub>OUT_LDO1_150</sub>	Output capacitor, 150 mA current capability	4.7	_	10	μF
C <sub>OUT_LDO1_400</sub>	Output capacitor, 400 mA current capability	6.8	_	10	μF
C <sub>OUT_LDO1</sub>	Output decoupling capacitor	0.1	_	_	μF
V <sub>LDO1_LTR_150</sub>	Transient load regulation (from 10 mA to 150 mA in 2.0 μs)	-4	_	+4	%
V <sub>LDO1_LTR_400</sub>	Transient load regulation (from 10 mA to 400 mA in 4.0 μs)	-5	_	+5	%
V <sub>LDO1_LR</sub>	Line regulation	_	_	0.5	%
V <sub>LDO1_ILIM_150</sub>	Current limitation, 150 mA current capability (OTP_LDO1ILIM)	200	280	500	mA
V <sub>LDO1_ILIM_400</sub>	Current limitation, 400 mA current capability (OTP_LDO1ILIM)	430	560	800	mA
V <sub>LDO1_SOFT_START</sub>	Soft start (enable to 90 %)	_	1.0	1.3	ms
V <sub>LDO1_STARTUP</sub>	Overshoot at startup	_	_	2	%
R <sub>LDO1_DISCH</sub>	Discharge resistance (when LDO1 is disabled)	10	20	60	Ω
TSD <sub>LDO1</sub>	Thermal shutdown threshold	160	_	_	°C
TSD <sub>LDO1_HYST</sub>	Thermal shutdown threshold hysteresis	_	9	_	°C
T <sub>LDO1_TSD</sub>	Thermal shutdown filtering time	3	5	8	μs

# 18 Clock management


## 18.1 Clock description

The clock management block is made of the Internal oscillator, the Phase Locked Loop (PLL) and multiple dividers. This block manages the clock generation for the internal digital state machines, the switching regulators and the external clock synchronization.

The internal oscillator is running at 20 MHz by default after start up. The frequency is programmable by I<sup>2</sup>C and a spread spectrum feature can be activated by I<sup>2</sup>C to reduce the emission of the oscillator fundamental frequency.

VPRE switching frequency comes from CLK2 (455 kHz). BUCK1 and BUCK3 switching frequency comes from CLK1 (2.22 MHz). The switching regulators can be synchronized with an external frequency coming from FIN pin. A dedicated watchdog monitoring is implemented to verify and report the correct FIN frequency range. Different clocks can be sent to FOUT pin to synchronize an external IC or for diagnostic.

### High voltage PMIC with multiple SMPS and LDO



# 18.2 Phase shifting

The clocks of the switching regulators (VPRE\_clk, BUCK1\_clk and BUCK3\_clk) can be delayed in order to avoid all the regulators to turn ON at the same time to reduce peak current and improve EMC performance.

Each clock of each regulator can be shifted from 1 to 7 clock cycles of CLK running at 20 MHz what corresponds to 50 ns. The phase shift configuration is done by OTP configuration using OTP\_VPRE\_ph[2:0], OTP\_BUCK1\_ph[2:0] and OTP\_BUCK3\_ph[2:0].

VPRE and BUCK3 have a peak current detection architecture. The PWM synchronizes the turn ON of the high-side switch. BUCK1 has a valley current detection architecture. The PWM synchronizes the turn ON of the low-side switch.

# 18.3 Manual frequency tuning

The internal oscillator frequency, 20 MHz by default, can be programmed from 16 MHz to 24 MHz with 1.0 MHz frequency step by  $I^2C$ . The oscillator functionality is guaranteed for frequency increment of one step at a time in either direction, with a minimum of 10  $\mu$ s between two steps. For any unused code of the CLK\_TUNE [3:0] bits, the internal oscillator is set at the default 20 MHz frequency.

To change the internal oscillator frequency from 20 MHz to 24 MHz, four  $I^2C$  commands are required with 10  $\mu s$  wait time between each command (21 MHz – wait 10  $\mu s$  – 22 MHz – wait 10  $\mu s$  – 23 MHz – wait 10  $\mu s$  – 24 MHz). To change the internal oscillator frequency from 24 MHz to 16 MHz, eight  $I^2C$  commands are required with 10  $\mu s$  wait time between each command (23 MHz – wait 10  $\mu s$  – 22 MHz – wait 10  $\mu s$  – 21 MHz – wait 10  $\mu s$  – 21 MHz – wait 10  $\mu s$  – 17 MHz – wait 10  $\mu s$  – 16 MHz).

### High voltage PMIC with multiple SMPS and LDO

Table 66. Manual frequency tuning configuration

CLK_TUNE [3:0]	Oscillator frequency [MHz]
0000 (default)	20
0001	21
0010	22
0011	23
0100	24
1001	16
1010	17
1011	18
1100	19
Reset condition	POR

### 18.4 Spread spectrum

The internal oscillator can be modulated with a triangular carrier frequency of 23 kHz or 94 kHz with  $\pm 5$  % deviation range around the oscillator frequency. The spread spectrum feature can be activated by I<sup>2</sup>C with the MOD\_EN bit and the carrier frequency can be selected by I<sup>2</sup>C with the MOD\_CONF bit. By default, the spread spectrum is disabled. The spread spectrum and the manual frequency tuning functions cannot be used at the same time.

The main purpose of the spread spectrum is to improve the EMC performance by spreading the energy of the internal oscillator and VPRE frequency on VBAT frequency spectrum. Consequently, it is recommended to select 23 kHz carrier frequency when VPRE is configured at 455 kHz and 94 kHz when VPRE is configured at 2.2 MHz for the best performance.

### 18.5 External clock synchronization

To synchronize the switching regulators with an external frequency coming from FIN pin, the PLL shall be enabled with OTP\_PLL\_SEL bit. The FIN pin accepts two ranges of frequency depending on the divider selection to always have CLK clock at the output of the PLL in the working range of the digital blocks from 16 MHz to 24 MHz. When FIN\_DIV = 0, the input frequency range must be between 333 kHz and 500 kHz. When FIN\_DIV = 1, the input frequency range must be between 2.0 MHz and 3.0 MHz. If FIN is out of range, CLK clock moves back to internal oscillator and report the error using the CLK\_FIN\_DIV\_OK bit.

After the FIN clock divider configuration with FIN\_DIV bit, the FIN clock is routed to the PLL input with EXT\_FIN\_SEL bit. The CLK clock changes from the internal oscillator to FIN external clock with EXT\_FIN\_SEL bit. So, the configuration procedure is FIN\_DIV first, then apply FIN and finally set EXT\_FIN\_SEL.

The FOUT pin can be used to synchronize an external device with the FS5502. The frequency sent to FOUT is selected by I<sup>2</sup>C with the FOUT MUX SEL [3:0] bits.

Table 67. FOUT multiplexer selection

FOUT_MUX_SEL [3:0]	FOUT multiplexer selection
0000 (default)	No signal, FOUT is low

FS5502

# High voltage PMIC with multiple SMPS and LDO

FOUT_MUX_SEL [3:0]	FOUT multiplexer selection
0001	VPRE_clk
0010	RESERVED
0011	BUCK1_clk
0100	RESERVED
0101	BUCK3_clk
0110	FOUT_clk (CLK1 or CLK2 selected with FOUT_CLK_SEL bit)
0111	OSC_MAIN/48 (when PLL is enabled by OTP)
1000	OSC_FS/48
1001	CLK_FIN_DIV
Others	No signal, FOUT is low
Reset condition	POR

# 18.6 Electrical characteristics

### **Table 68. Electrical characteristics**

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
20 MHz internal oscillato	r				
F <sub>20MHz</sub>	Oscillator nominal frequency (programmable)	_	20	_	MHz
F <sub>20MHz_ACC</sub>	Oscillator accuracy	-6	_	+6	%
T <sub>20MHz_step</sub>	Oscillator frequency tuning step transition time	_	10	_	μs
Spread spectrum					,
FSS <sub>MOD</sub>	Spread spectrum frequency modulation (MOD_CONF I <sup>2</sup> C configuration)	_	23	_	kHz
	(MOD_CONF I <sup>-</sup> C configuration)	_	94	_	kHz
FSS <sub>RANGE</sub>	Spread spectrum range (around the nominal frequency)	-5	_	+5	%

# High voltage PMIC with multiple SMPS and LDO

Symbol	Parameter	Min	Тур	Max	Unit
Clock synchroniza	tion (FIN)	'			
V <sub>FIN_IN</sub>	Input voltage range	_	VDDI2C	_	V
DC <sub>FIN_FOUT</sub>	FIN and FOUT duty cycle	40	50	60	%
FIN <sub>RANGE</sub>	FIN input frequency range (FIN_DIV I <sup>2</sup> C		_	500	kHz
	configuration)	2	_	3	MHz
FIN <sub>VIL</sub>	FIN low voltage threshold	0.3 x V <sub>DDI2C</sub>	_	_	V
FIN <sub>VIH</sub>	FIN high voltage threshold	_	_	0.7 x V <sub>DDI2C</sub>	V
FIN <sub>HYST</sub>	FIN hysteresis	0.1	_	_	V
FIN <sub>IPD</sub>	FIN internal pull-down current source	7	10	13	μA
FIN <sub>DLY</sub>	FIN input buffer propagation delay	_	_	8	ns
FIN <sub>ERR_LONG</sub>	CLK_FIN_DIV monitoring, long deviation detection	5	_	_	μs
FIN <sub>ERR_SHORT</sub>	CLK_FIN_DIV monitoring, short deviation detection	_	_	1.5	μs
FIN <sub>TLOST</sub>	Time to switch to internal oscillator when FIN is lost	_	_	3	μs
Clock synchroniza	tion (FOUT)				
V <sub>FOUT_OUT</sub>	Output voltage range	_	VDDIO	_	V
FOUT <sub>VOL</sub>	FOUT low voltage threshold at 2.0 mA	_	_	0.5	V
FOUT <sub>VOH</sub>	FOUT high voltage threshold at −2.0 mA	V <sub>DDIO</sub> - 0.5	_	_	V
I <sub>FOUT</sub>	Tri-state leakage current (VDDIO = 5.0 V)	-1.0	_	1.0	μΑ
FOUT <sub>TRISE</sub>	FOUT rise time (from 20 % to 80 % of VDDIO, Cout = 30 pF)	_	_	20	ns
FOUT <sub>TFALL</sub>	FOUT fall time (from 80 % to 20 % of VDDIO, Cout = 30 pF)	_	_	20	ns
PLL <sub>TLOCK</sub>	PLL lock time	_	_	90	μs
PLL <sub>TSET</sub>	PLL settling time (from EXT_FIN_DIS enable to ±1 % of output frequency)	_	_	125	μs

# 19 I/O interface pins

# 19.1 WAKE1, WAKE2

WAKE pins are used to manage the internal biasing of the device and the main state machine transitions.

- When WAKE1 or WAKE2 is > WAKE12<sub>VIH</sub>, the internal biasing is started and the equivalent digital state is 1
- When WAKE1 or WAKE2 is < WAKE12<sub>VIL</sub>, the equivalent digital state is 0
- When WAKE1 and WAKE2 are < WAKE12<sub>AVIL</sub>, the internal biasing is stopped if the device was in Standby mode

WAKE1 can be, for example, connected to VBAT and WAKE2 to the wake-up output of a CAN or FlexRay transceiver. When a WAKE pin is used as a global pin, a CRC protection is required (see <u>Section 26 "Application information"</u>).

# High voltage PMIC with multiple SMPS and LDO

### Table 69. WAKE1, WAKE2 electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
WAKE12 <sub>AVIL</sub>	Analog low input voltage threshold	1	_	_	V
WAKE12 <sub>VIL</sub>	Digital low input voltage threshold	2	_	_	V
WAKE12 <sub>VIH</sub>	Digital high input voltage threshold	_	_	4	V
I <sub>WAKE12</sub>	Input current leakage at WAKE12 = 36 V	_	_	100	μΑ
	Input current leakage at WAKE12 = 60 V	_	_	300	μΑ
T <sub>WAKE12</sub>	Filtering time	50	70	100	μs

### 19.2 INTB

INTB is an open drain output pin with internal pull up to VDDIO. This pin generates a pulse when an internal interrupt occurs to inform the MCU. Each interrupt can be masked by setting the corresponding inhibit interrupt bit in M\_INT\_MASK registers.

#### Table 70. INTB electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
INTB <sub>PULL-up</sub>	Internal pull-up resistor to VDDIO	5.5	10	15	kΩ
INTB <sub>VOL</sub>	Low output level threshold (I = 2.0 mA)	_	_	0.5	V
INTB <sub>LKG</sub>	Input leakage current	_	_	1.0	μΑ
INTB <sub>PULSE</sub>	Pulse duration (without manual frequency tuning)	90	100	110	μs

Table 71. List of interrupts from main logic

Interrupt main	Description
VSUP_UV7	VSUP undervoltage 7.0 V
VSUP_UVH	VSUP undervoltage high
VSUP_UVL	VSUP undervoltage low
VBOS_UVH	VBOS undervoltage high
VPRE_OC	VPRE overcurrent
VPRE_FB_OV	VPRE overvoltage protection
VPRE_UVH	VPRE undervoltage high
VPRE_UVL	VPRE undervoltage low
BUCK1_TSD	BUCK1 overtemperature shutdown event
BUCK1_OC	BUCK1 overcurrent
BUCK3_TSD	BUCK3 overtemperature shutdown event
BUCK3_OC	BUCK3 overcurrent
LDO1_TSD	LDO1 overtemperature shutdown event
LDO1_OC	LDO1 overcurrent

FS5502

# High voltage PMIC with multiple SMPS and LDO

Interrupt main	Description
WAKE1	WAKE1 transition
WAKE2	WAKE2 transition
COM	I <sup>2</sup> C communication error


Table 72. List of interrupts from fail-safe logic

Interrupt fail-safe	Description
VCOREMON_OV	VCOREMON overvoltage detected
VCOREMON_UV	VCOREMON undervoltage detected
VDDIO_OV	VDDIO overvoltage detected
VDDIO_UV	VDDIO undervoltage detected
VMON1_OV	VMON1 overvoltage detected
VMON1_UV	VMON1 undervoltage detected


### 19.3 PSYNC for two FS5502

PSYNC function allows to manage complex start up sequence with multiple power management ICs like two FS5502 (OTP\_PSYNC\_CFG = 0) or one FS5502 plus one PF82 (OTP\_PSYNC\_CFG = 1). This function is enabled with the OTP\_PSYNC\_EN bit.

When PSYNC is used to synchronize two FS5502, PSYNC pin of each device shall be connected together and pulled up to VBOS pin of the FS5502 master device as shown in Figure 24. In this configuration, FS5502 #1 state machine stops before FS5502 #1 VPRE starts and waits for FS5502 #2 to synchronize FS5502#2 VPRE start.




### High voltage PMIC with multiple SMPS and LDO




### 19.4 PSYNC for FS5502 and PF82

When PSYNC is used to synchronize one FS5502 and one PF82, PSYNC pin of FS5502 shall be connected to PGOOD pin of PF82 and can be pulled up to VSNS pin of PF82. In this configuration, FS5502 state machine stops after VPRE starts and waits for PF82\_PGOOD is released to continue its own power sequencing. It allows to synchronize the power up sequence of both devices.

During power down sequence, FS5502 should wait PF82 power down sequence completion before turning OFF VPRE (VPRE is powering PF82). OTP\_VPRE\_off\_dly bit shall be configured to extend VPRE turn OFF delay from 250 µs default value to 32 ms.



### High voltage PMIC with multiple SMPS and LDO



#### Table 73. PSYNC electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
PSYNC <sub>VIL</sub>	Low level input voltage threshold	1	_	_	V
PSYNC <sub>VIH</sub>	High level input voltage threshold	_	_	2	V
PSYNC <sub>HYST</sub>	Hysteresis	0.1	_	_	V
PSYNC <sub>VOL</sub>	Low level output threshold (I = 2.0 mA)	_	_	0.5	V
PSYNC <sub>IPD</sub>	Internal pull-down current source	7	10	13	μΑ
PSYNC <sub>RPU</sub>	External pull-up resistor to VBOS	_	10	_	kΩ
PSYNC <sub>COUT</sub>	External decoupling capacitor	_	0.1	_	μF
PSYNC <sub>TFB</sub>	Feedback filtering time	6	10	15	μs

# 20 I<sup>2</sup>C interface

# 20.1 I<sup>2</sup>C interface overview

The FS5502 use an I<sup>2</sup>C interface following the high-speed mode definition up to 3.4 Mbit/s. I<sup>2</sup>C interface protocol requires a device address for addressing the target IC on a multi-device bus. The FS5502 has two device address: one to access the main logic and one to access the fail-safe logic. These two I<sup>2</sup>C addresses are set by OTP.

The I $^2$ C interface is using a dedicated power input pin VDDI2C and it's compatible with 1.8 V / 3.3 V input supply. Timing, diagrams, and further details can be found in the NXP I $^2$ C specification UM10204 rev6.

# High voltage PMIC with multiple SMPS and LDO

## Table 74. I<sup>2</sup>C message arrangement

		•	•												
B39	B38	B37	B36	B35	B34	B33	B32	B31	B30	B29	B28	B27	B26	B25	B24
ID_6-0 0					0	0	0			Adr	_5-0				
Device address Read/Wr					Read/Write		,			Register	address				
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8
Data_15	Data_14	Data_13	Data_12	Data_11	Data_10	Data_9	Data_8	Data_7	Data_6	Data_5	Data_4	Data_3	Data_2	Data_1	Data_0
			Data	MSB					,		Data	LSB			
								B7	B6	B5	B4	В3	B2	B1	В0
								CRC_7	CRC_6	CRC_5	CRC_4	CRC_3	CRC_2	CRC_1	CRC_0
								CRC_7	CRC_6	CRC_5	CRC_4	CRC_3	CRC_2	CRC_1	CRC_0

#### 20.2 Device address

The FS5502 has two device address: one to access the main logic and one to access the fail-safe logic.

B39	B38	B37	B36	B35	B34	B33
0	1	OTP	OTP	OTP	OTP	M/FS

The I<sup>2</sup>C addresses have the following arrangement:

- Bit 39: 0
- Bit 38: 1
- Bit 37 to 34: OTP value
- Bit 33: 0 to access the main logic, 1 to access the fail-safe logic

# 20.3 Cyclic redundant check

8 bit CRC is required for each Write and Read  $I^2C$  command. Computation of a cyclic redundancy check is derived from the mathematics of polynomial division, modulo two. The CRC polynomial used is  $x^8+x^4+x^3+x^2+1$  (or 0x1D), and the SEED value is 0xFF.

```
CRC_7 = XOR (B38, B35, B32, B31, B24, B23, B22, B20, B17, B13, B12, B11, 1, 1, 1)

CRC_6 = XOR (B37, B34, B23, B22, B21, B19, B16, B12, B11, B10, 1, 1)

CRC_5 = XOR (B39, B36, B33, B30, B29, B22, B21, B20, B18, B15, B11, B10, B9, 1, 1, 1)

CRC_4 = XOR (B39, B38, B35, B32, B29, B28, B21, B20, B19, B17, B14, B10, B9, B8, 1, 1, 1, 1)

CRC_3 = XOR (B37, B35, B34, B32, B28, B27, B24, B23, B22, B19, B18, B17, B16, B12, B11, B9, B8, 1, 1, 1, 1)

CRC_2 = XOR (B39, B38, B36, B35, B34, B33, B32, B27, B26, B24, B21, B20, B18, B16, B15, B13, B12 B10, B8, 1,1,1,1,1,1)

CRC_1 = XOR (B37, B34, B33, B26, B25, B24, B22, B19, B15, B14, B13, B9, 1, 1, 1)

CRC_0 = XOR (B39, B36, B33, B32, B25, B24, B23, B21, B18, B14, B13, B12, B8, 1, 1, 1, 1)
```

Hint to calculate CRC with I<sup>2</sup>C communication:

I<sup>2</sup>C write command: DEVADDR-W + REG\_ADDR + MASTER\_DATA\_MSB +
MASTER\_DATA\_LSB + CRC

CRC is calculated with bits from B39 to B8

l<sup>2</sup>C read sequence: DEVADDR-W + REG\_ADDR + I2C\_REPEAT\_START +
DEVADDR-R + SLAVE\_DATA\_MSB + SLAVE\_DATA\_LSB + CRC

CRC is calculated with bits from DEVADDR-R + REG\_ADDR + SLAVE\_DATA\_MSB + SLAVE\_DATA\_LSB

# High voltage PMIC with multiple SMPS and LDO

# 20.4 I<sup>2</sup>C electrical characteristics

# Table 75. I<sup>2</sup>C electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
VDDI2C	I <sup>2</sup> C interface power input	1.62	1.8	1.98	V
		2.97	3.3	3.63	V
F <sub>SCL</sub>	SCL clock frequency	_	_	3.4	MHz
I2C <sub>VIL</sub>	SCL, SDA low level input voltage threshold	0.3 x V <sub>DDI2C</sub>	_	_	V
I2C <sub>VIH</sub>	SCL, SDA high level input voltage threshold	_	_	0.7 x V <sub>DDI2C</sub>	V
SDA <sub>VOL</sub>	Low level output voltage at SDA pin (I = 20 mA)	_	_	0.4	V
C <sub>I2C</sub>	Input capacitance at SCL / SDA	_	_	10	pF
t <sub>SPSCL</sub>	SLC pulse width filtering time, when 50 ns filter selected (fast speed, fast speed plus)	50	_	150	ns
t <sub>SPSDA</sub>	SDA pulse width filtering time, when 50 ns filter selected (fast speed, fast speed plus)	50	_	150	ns
t <sub>SPHSCL</sub>	SLC pulse width filtering time, when 10 ns filter selected (high speed)	10	_	25	ns
t <sub>SPHSDA</sub>	SDA pulse width filtering time, when 10 ns filter selected (high speed)	10	_	25	ns

# 21 Maximum ratings

### **Table 76. Maximum ratings**

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings could cause a malfunction or permanent damage to the device.

Symbol	Parameter	Conditions	Min	Max	Unit	
Voltage ratings			·		,	
VSUP1/2	DC voltage	power supply VSUP1,2 pins	-0.3	60	V	
WAKE1/2	WAKE1/2 DC voltage WAKE1,2 pins; external serial resistor mandatory		-1.0	60	V	
PRE_SW	DC voltage	PRE_SW pin	-2.0	60	V	
VMON1, VCOREMON	DC voltage	VMON1, VCOREMON pins	-0.3	60	V	
PRE_GHS, PRE_ BOOT	DC voltage	PRE_GHS, PRE_BOOT pins	-0.3	65.5	V	
DBG	DC voltage	DBG pin	-0.3	10	V	
LDO1_IN	DC voltage	LDO1_IN pin	-0.3	6.5	V	
BUCKx_IN	DC voltage	BUCK1_IN, BUCK3_IN, BUCK3_INQ	-1.0	5.5	V	
BUCKx_IN	Transient voltage < 3 μs	BUCK1_IN, BUCK3_IN, BUCK3_INQ	-1.0	6.5	V	
All other pins	DC voltage	at all other pins	-1.0	5.5	V	
Current ratings						
I_WAKE	Maximum current capability	WAKE1,2	-5.0	5.0	mA	
I_SUP	Maximum current capability	VSUP1,2	-5.0	_	mA	

### High voltage PMIC with multiple SMPS and LDO

# 22 Electrostatic discharge

### 22.1 Human body model (JESD22/A114)

The device is protected up to  $\pm 2$  kV, according to the human body model at 100 pF and 1.5 k $\Omega$ . This protection is ensured at all pins.

### 22.2 Charged device model (JS-002)

For all pins:

- The device is protected up to ±500 V, according to JS-002 Charged Device Model standard.
- The device is protected up to ±450 V<sup>1</sup>, according to AEC Q100 011 Charged Device Model standard.

For the corner pins:

 The device is protected up to ±750 V, according to AEC Q100 - 011 Charged Device Model standard.

### 22.3 Discharged contact test

The device is protected up to ±8 kV, according to the following discharged contact tests.


Discharged contact test (IEC61000-4-2) at 150 pF and 330  $\Omega$ 

Discharged contact test (ISO10605.2008) at 150 pF and 2 k $\Omega$ 

Discharged contact test (ISO10605.2008) at 330 pF and 2 k $\Omega$ 

This protection is ensured at VSUP1, VSUP2, WAKE1, WAKE2 pins.

# 23 Recommended operating conditions



- Below VSUP\_UVH threshold, the extended operation range depends on VPRE output voltage configuration and external components.
  - When VPRE is configured at 5.0 V, VPRE may not remain in its regulation range
  - VSUP minimum voltage depends on external components ( $L_{PI\_DCR}$ ) and application conditions ( $I_{PRE}$ ,  $V_{PRE\_SW}$ )

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved

<sup>1</sup> For VMON1, VMON3, and VMON4 pins, the applicable limit is  $\pm 450~\text{V}.$ 

# High voltage PMIC with multiple SMPS and LDO

- When VPRE is switching at 455 kHz., the FS5502 maximum continuous operating voltage is 36 V.
- When VPRE is switching at 455 kHz, the FS5502 has been validated at 48 V for a limited duration of 15 minutes at room temperature to satisfy the jump-start requirement of 24 V applications.
- When VPRE is switching at 455 kHz, the FS5502 can sustain a 24 V load dump at 58 V without external protection.

# 24 Thermal characteristics

Table 77. Thermal ratings

Symbol	Parameter	Conditions		Min	Max	Unit
$R_{\theta JA}$	Thermal resistance junction to ambient	2s2p circuit board	[1]		31	°C/W
$R_{\theta JA}$	Thermal resistance junction to ambient	2s6p circuit board	[1]		23	°C/W
$R_{\theta JB}$	Thermal resistance junction to board	2s2p circuit board	[1]	_	15	°C/W
$R_{\theta JB}$	Thermal resistance junction to board	2s6p circuit board	[1]	_	10	°C/W
R <sub>0JC_BOT</sub>	Thermal resistance junction to case bottom	between the die and the solder pad on the bottom of the package	[1]	_	1	°C/W
R <sub>0JP_TOP</sub>	Thermal resistance junction to package top	between package top and the junction temperature	[1]	_	3	°C/W
T <sub>A</sub>	Ambient temperature			-40	125	°C
TJ	Junction temperature			-40	150	°C
T <sub>STG</sub>	Storage temperature			-55	150	°C

<sup>[1]</sup> per JEDEC JESD51-2 and JESD51-8

# High voltage PMIC with multiple SMPS and LDO

# 25 Characteristics


# **Table 78. Electrical characteristics**

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
Power supply			'		,
I <sub>SUP_NORMAL</sub>	Current in Normal mode, all regulators ON (I <sub>OUT</sub> = 0)	_	15	25	mA
I <sub>SUP_STANDBY</sub>	Current in Standby mode, all regulators OFF except VBOS	_	5	10	mA
I <sub>SUP_OFF1</sub>	Current in OFF mode (Power Down), T <sub>A</sub> < 85 °C	_	10	15	μА
I <sub>SUP_OFF2</sub>	Current in OFF mode (Power Down), T <sub>A</sub> = 125 °C	_	_	25	μА
V <sub>SUP_UV7</sub>	VSUP undervoltage threshold (7.0 V)	7.2	7.5	7.8	V
V <sub>SUP_UVH</sub>	VSUP undervoltage threshold high (during power up and Vsup rising) OTP_VSUP_CFG = 0	4.7	_	5.1	V
	VSUP undervoltage threshold high (during power up and Vsup rising) OTP_VSUP_CFG = 1	6.0	_	6.4	V
V <sub>SUP_UVL</sub>	VSUP undervoltage threshold low (during power up and Vsup falling) OTP_VSUP_CFG = 0	4.0	_	4.4	V
	VSUP undervoltage threshold low (during power up and Vsup falling) OTP_VSUP_CFG = 1	5.3	_	5.7	V
T <sub>SUP_UV</sub>	V <sub>SUP_UV7</sub> , V <sub>SUP_UVH</sub> and V <sub>SUP_UVL</sub> filtering time	6.0	10	15	μs

# High voltage PMIC with multiple SMPS and LDO

# 26 Application information




# 27 Fail-safe domain description

# 27.1 Functional description

The fail-safe domain is electrically independent and physically isolated. The fail-safe domain is supplied by its own reference voltages and current, has its own oscillator.

The fail-safe domain and the dedicated pins are represented in Figure 30:

# High voltage PMIC with multiple SMPS and LDO



# 27.2 Voltage supervisor

The voltage supervisor is in charge of overvoltage and undervoltage monitoring of VCOREMON, VDDIO and VMON1 input pins. When an overvoltage occurs on a FS5502 regulator monitored by one of these pins, the associated FS5502 regulator is switched off till the fault is removed. The voltage monitoring is active as soon as FS\_ENABLE=1 and UV/OV flags are then reported accordingly.

### 27.2.1 VCOREMON monitoring

VCOREMON input pin is dedicated to BUCK1. When overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB is configurable with the VCOREMON\_OV/UV\_FS\_IMPACT[1:0] bits during the INIT\_FS phase.

Table 79. VCOREMON error impact configuration

· · · · · · · · · · · · · · · · · · ·					
VCOREMON_OV_FS_IMPACT[1:0]	VCOREMON OV impact on RSTB				
00	No effect on RSTB				
01	Reserved				
1x (default)	RSTB is asserted				
Reset condition	POR				

VCOREMON_UV_FS_IMPACT[1:0]	VCOREMON UV impact on RSTB
00	No effect on RSTB
01 (default)	No effect on RSTB
1x	RSTB is asserted
Reset condition	POR

### High voltage PMIC with multiple SMPS and LDO

#### Table 80. VCOREMON electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
VCOREMON_OV_min	Overvoltage threshold minimum	_	+4.5	_	%
VCOREMON_OV_max	Overvoltage threshold maximum	_	+12	_	%
VCOREMON_OV_step	Overvoltage threshold step (OTP_ VCOREOVTH[7:0] bits)	_	+0.5	_	%
VCOREMON_OV_acc	Overvoltage threshold accuracy	-2	_	2	%
TCOREMON_OV	Overvoltage filtering time (OTP_VCORE_OV_	20	25	30	μs
	DGLT bit)	40	45	50	μs
VCOREMON_UV_min	Undervoltage threshold minimum	_	-4.5	_	%
VCOREMON_UV_max	Undervoltage threshold maximum	_	-12	_	%
VCOREMON_UV_step	Undervoltage threshold step (OTP_ VCOREUVTH[7:0] bits)	_	-0.5	_	%
VCOREMON_UV_acc	Undervoltage threshold accuracy	-2	_	2	%
TCOREMON_UV	Undervoltage filtering time (OTP_VCORE_UV_	2.5	5	7.5	μs
	DGLT[1:0] bits)	10	15	20	μs
		20	25	30	μs
		35	40	45	μs

### 27.2.2 Static voltage scaling (SVS)


A static voltage scaling function is implemented to allow the MCU to reduce the output voltage initially configured at start-up of BUCK1. The SVS configuration must be done in INIT\_FS phase. The offset value is configurable by I<sup>2</sup>C with the SVS\_OFFSET[4:0] bits and the exact complemented value shall be written in the NOT\_SVS\_OFFSET[4:0] bits.

Table 81. SVS offset configuration

SVS_OFFSET[4:0]	NOT_SVS_OFFSET[4:0]	Offset applied to BUCK1		
0 0000 (default)	1 1111	0 mV		
0 0001	1 1110	-6.25 mV		
		-6.25 mV step per bit		
1 0000 0 1111 -100		−100 mV		
Reset condition	POR			


The BUCK1 output voltage transition starts when the NOT\_SVS\_OFFSET[4:0] I<sup>2</sup>C command is received and confirmed good. If the NOT\_SVS\_OFFSET[4:0] I<sup>2</sup>C command is not the exact opposite to the SVS\_OFFSET[4:0] I2C command, the SVS procedure is not executed and the BUCK1 output voltage remains at its original value. The OV/UV threshold changes immediately when the NOT\_SVS\_OFFSET[4:0] I<sup>2</sup>C command is received and confirmed good. Therefore, the BUCK1 output voltage transition is done within TCOREMON\_OV.

### High voltage PMIC with multiple SMPS and LDO



### 27.2.3 VDDIO monitoring

VDDIO input pin can be connected to VPRE, LDO1, BUCK3 or an external regulator. The regulator connected to VDDIO must be at 3.3 V or 5.0 V to be compatible with overvoltage and undervoltage monitoring thresholds. In order to turn OFF the regulator in case of overvoltage detection, the configuration of which regulator is connected to VDDIO is done with OTP\_VDDIO\_REG\_ASSIGN[2:0] bits. If an external regulator (not delivered by the FS5502) is connected to VDDIO, this regulator cannot be turned OFF, but the overvoltage flag is reported to the MCU, which can take appropriate action. In all cases, the reaction on RSTB is configured with VDDIO\_OV/UV\_FS\_IMPACT[1:0] bits.



When overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB is configurable with the VDDIO\_OV/UV\_IMPACT[1:0] bits during the INIT\_FS phase.

# High voltage PMIC with multiple SMPS and LDO

Table 82. VDDIO error impact configuration

VDDIO_OV_FS_IMPACT[1:0]	VDDIO OV impact on RSTB
00	No effect on RSTB
01	Reserved
1x (default)	RSTB is asserted
Reset condition	POR

VDDIO_UV_FS_IMPACT[1:0]	VDDIO UV impact on RSTB
00	No effect on RSTB
01 (default)	No effect on RSTB
1x	RSTB is asserted
Reset condition	POR

#### Table 83. VDDIO electrical characteristics


 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
VDDIO_OV_min	Overvoltage threshold minimum	_	+4.5	_	%
VDDIO_OV_max	Overvoltage threshold maximum	_	+12	_	%
VDDIO_OV_step	Overvoltage threshold step (OTP_ VDDIOOVTH[7:0] bits)	_	+0.5	_	%
VDDIO_OV_acc	Overvoltage threshold accuracy	-2	_	2	%
TVDDIO_OV	Overvoltage filtering time (OTP_VDDIO_OV_DGLT bit)	20	25	30	μs
		40	45	50	μs
VDDIO_UV_min	Undervoltage threshold minimum	_	-4.5	_	%
VDDIO_UV_max	Undervoltage threshold maximum	_	-12	_	%
VDDIO_UV_step	Undervoltage threshold step (OTP_ VDDIOUVTH[7:0] bits)	_	-0.5	_	%
VDDIO_UV_acc	Undervoltage threshold accuracy	-2	_	2	%
TVDDIO_UV	Undervoltage filtering time (OTP_VDDIO_UV_	2.5	5	7.5	μs
	DGLT[1:0] bits)	10	15	20	μs
		20	25	30	μs
		35	40	45	μs

## 27.2.4 VMON1 monitoring

Each VMON1 monitoring feature is enabled by OTP. VMON1 input pin can be connected to VPRE, LDO1, BUCK3 or even an external regulator. In order to turn OFF the regulator in case of Overvoltage detection, the configuration of which regulator is connected to VMON1 is done by I<sup>2</sup>C in the register M\_VMON\_REGx. If an external regulator (not delivered by the FS5502) is connected to VMON1, this regulator cannot be turned OFF, but the Overvoltage flag is reported to the MCU, which can take appropriate action. In all cases, the fail-safe reaction on RSTB is configured with VMON1\_OV/UV\_FS\_IMPACT[1:0] bits.

# High voltage PMIC with multiple SMPS and LDO



The external resistor bridge connected to VMON1 shall be calculated to deliver a middle point of 0.8V. It is recommended to use ±1 % or less resistor accuracy. When overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB is configurable with the VMON1 OV/UV FS IMPACT[1:0] bits during the INIT FS phase.

Table 84. VMONx error impact configuration

VMONx_OV_FS_IMPACT[1:0]	VMON1 OV impact on RSTB			
00	No effect on RSTB			
01	Reserved			
1x (default)	RSTB is asserted			
Reset condition	POR			

VMONx_UV_FS_IMPACT[1:0]	VMON1 UV impact on RSTB
00	No effect on RSTB
01 (default)	No effect on RSTB
1x	RSTB is asserted
Reset condition	POR

Table 85. VMON1 (without ext resistor accuracy) electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
VMON1_OV_min	Overvoltage threshold minimum	_	+4.5	_	%
VMON1_OV_max	Overvoltage threshold maximum	_	+12	_	%
VMON1_OV_step	Overvoltage threshold step (OTP_ VMON1OVTH[7:0] bits)	_	+0.5	_	%
VMON1_OV_acc	Overvoltage threshold accuracy	-2	_	2	%
TMON1_OV	Overvoltage filtering time (OTP_	20	25	30	μs
	VMON1_OV_DGLT bit)	40	45	50	μs
VMON1_UV_min	Undervoltage threshold minimum	_	-4.5	_	%
VMON1_UV_max	Undervoltage threshold maximum	_	-12	_	%

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

### High voltage PMIC with multiple SMPS and LDO

Symbol	Parameter	Min	Тур	Max	Unit
VMON1_UV_step	Undervoltage threshold step (OTP_ VMON1UVTH[7:0] bits)	_	-0.5	_	%
VMON1_UV_acc	Undervoltage threshold accuracy	-2	_	2	%
TMON1_UV	3 3 (	2.5	5	7.5	μs
	VMON1_UV_DGLT[1:0] bits)	10	15	20	μs
		20	25	30	μs
		35	40	45	μs
VMON1_PD	Internal passive pull down	1	2	4	ΜΩ

# 27.3 Fault management

### 27.3.1 Fault source and reaction

In normal operation when RSTB is released, the fault error counter is incremented when a fault is detected by the FS5502 fail-safe state machine. <u>Table 86</u> lists the faults and their impact on PGOOD and RSTB pins according to the device configuration. The faults that are configured to not assert RSTB will not increment the fault error counter. In that case, only the flags are available for MCU diagnostic.

Table 86. Application related fail-safe fault list and reaction

In Orange, the reaction in not configurable.

In Green, the reaction is configurable by OTP for PGOOD and I<sup>2</sup>C for RSTB during INIT\_FS.

-	-	
FLT_ERR_CNT increment	RSTB assertion	PGOOD assertion
+1	VCOREMON_OV_FS_IMPACT[1]	OTP config
+1	VDDIO_OV_FS_IMPACT[1]	OTP config
+1	VMON1_OV_FS_IMPACT[1]	OTP config
+1	VCOREMON_UV_FS_IMPACT[1]	OTP config
+1	VDDIO_UV_FS_IMPACT[1]	OTP config
+1	VMON1_UV_FS_IMPACT[1]	OTP config
+1	Yes (low externally)	No
No	Yes	No
+1	No (high externally)	No
+1	No	No
+1	No	No
	increment +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1	Increment

If OTP\_PGOOD\_RSTB = 0 (default configuration), RSTB and PGOOD pins work independently according to  $\underline{\text{Table 86}}$ . If OTP\_PGOOD\_RSTB = 1, RSTB and PGOOD pins work concurrently and all the faults asserting RSTB will also assert PGOOD.

### 27.3.2 Fault error counter

The FS5502 integrates a configurable fault error counter that counts the number of faults related to the device itself and also caused by external events. The fault error counter starts at level 1 after a POR or resuming from Standby. The final value of the fault error

FS5502

### High voltage PMIC with multiple SMPS and LDO

counter is used to transition in DEEP-FS mode. The maximum value of this counter is configurable with the FLT\_ERR\_CNT\_LIMIT[1:0] bits during the INIT\_FS phase.

Table 87. Fault error counter configuration

FLT_ERR_CNT_LIMIT[1:0]	Fault error counter max value configuration
00	2
01 (default)	6
10	8
11	12
Reset condition	POR

## 27.4 PGOOD, RSTB,


These two output pins have a hierarchical implementation in order to guarantee the safe state.

- PGOOD has the priority one. If PGOOD is asserted, RSTB is asserted.
- RSTB has the priority two. If RSTB is asserted, PGOOD may not be asserted.

### 27.4.1 PGOOD

PGOOD is an open-drain output that can be connected in the application to the PORB of the MCU. PGOOD requires an external pull-up resistor to VDDIO and a filtering capacitor to GND for immunity. An internal pull-down RPD ensures PGOOD low level in Standby and Power down mode. VCOREMON, VDDIO, VMON1 can be assigned to PGOOD by OTP.

PGOOD is asserted low by the FS\_LOGIC when any of the assigned regulators are in undervoltage or overvoltage. When PGOOD is asserted low, RSTB is also asserted low. An internal pull up on the gate of the low-side MOS ensures PGOOD low level in case of FS\_LOGIC failure.



# High voltage PMIC with multiple SMPS and LDO


#### Table 88. PGOOD electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Symbol	Parameter	Min	Тур	Max	Unit
PGOOD <sub>VIL</sub>	Low level input voltage threshold	1.0	_	_	V
PGOOD <sub>VIH</sub>	High level input voltage threshold	_	_	2.0	V
PGOOD <sub>HYST</sub>	Input voltage hysteresis	100	_	_	mV
PGOOD <sub>VOL</sub>	Low level output voltage (I = 2.0 mA)	_	_	0.5	V
PGOOD <sub>RPD</sub>	Internal pull-down resistor	200	400	800	kΩ
PGOOD <sub>ILIM</sub>	Current limitation	6.0	_	22	mA
PGOOD <sub>TFB</sub>	Feedback filtering time	8.0	_	15	μs

### 27.4.2 RSTB

RSTB is an open-drain output that can be connected in the application to the RESET of the MCU. RSTB requires an external pull-up resistor to VDDIO and a filtering capacitor to GND for immunity. An internal pull-down RPD ensure RSTB low level in Standby and Power down mode. RSTB assertion depends on the device configuration during INIT\_FS phase. An internal pull up on the gate of the low-side MOS ensures RSTB low level in case of FS\_LOGIC failure. When RSTB is stuck low for more than RSTB<sub>T8S</sub>, the device transitions in DEEP-FS mode.



# High voltage PMIC with multiple SMPS and LDO

#### Table 89. RSTB electrical characteristics

 $T_A$  = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.


Symbol	Parameter	Min	Тур	Max	Unit
RSTB <sub>VIL</sub>	Low level input voltage threshold	1.0	_	_	V
RSTB <sub>VIH</sub>	High level input voltage threshold	_	_	2.0	V
RSTB <sub>HYST</sub>	Input voltage hysteresis	100	_	_	mV
RSTB <sub>VOL</sub>	Low level output voltage (I = 2.0 mA)	_	_	0.5	V
RSTB <sub>RPB</sub>	Internal pull-down resistor	200	400	800	kΩ
RSTB <sub>ILIM</sub>	Current limitation	6.0	_	22	mA
RSTB <sub>TFB</sub>	Feedback filtering time	8.0	_	15	μs
RSTB <sub>TSC</sub>	Short to high filtering time	500	_	800	us
RSTB <sub>TLG</sub>	Long pulse (configurable with RSTB_DUR bit)	9.0	_	11	ms
RSTB <sub>TST</sub>	Short pulse (configurable with RSTB_DUR bit)	0.9	_	1.1	ms
RSTB <sub>T8S</sub>	8 second timer	7.0	8.0	9.0	s
RSTB <sub>TRELEASE</sub>	Time to release RSTB from Wake-up or POR with all regulators started in Slot 0	_	8	_	ms

# 28 Package information


FS5502 package is a QFN (sawn), thermally enhanced wettable flanks, 8 x 8 x 0.85 mm, 0.5 mm pitch, 56 pins. The assembly can be done at two different NXP assembly sites with slight wettable flank difference but sharing the same PCB footprint.

# High voltage PMIC with multiple SMPS and LDO

# 29 Package outline



# High voltage PMIC with multiple SMPS and LDO



DETAIL G VIEW ROTATED 90' CW

### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\sqrt{3}$ . PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. COPLANARITY APPLIES TO LEADS, DIE ATTACH FLAG AND CORNER NON-FUNCTIONAL PADS.

5. MIN. METAL GAP SHOULD BE 0.25 MM.


6. ANCHORING PADS.

Figure 36. Package outline for FS5502


High voltage PMIC with multiple SMPS and LDO

# 30 Layout and PCB guidelines


# 30.1 Landing pad information



# High voltage PMIC with multiple SMPS and LDO



# High voltage PMIC with multiple SMPS and LDO



# 30.2 Component selection

- SMPS input and output capacitors shall be chosen with low ESR (ceramic or MLCC type of capacitors). X7R ceramic type is preferred. Input decoupling capacitors shall be placed as close as possible to the device pin. Output capacitor voltage rating shall be selected to be 3x the voltage output value to minimize the DC bias degradation.
- SMPS inductors shall be shielded with ISAT higher than maximum inductor peak current.


### **30.3 VPRE**

- Inductor charging and discharging current loop shall be designed as close as possible.
- Input decoupling capacitors shall be placed close to the high-side drain transistor pin.
- The boot strap capacitor shall be placed close to the device pin using wide and short track to connect to the external low-side drain transistor.


FS5502

# High voltage PMIC with multiple SMPS and LDO

• PRE\_GLS, PRE\_GHS and PRE\_SW tracks shall be wide and short and should not cross any sensitive signal (current sensing, for example).



 PRE\_FB used as voltage feedback and current sense shall be connected at VPRE output capacitor and routed as a pair with CSP.




- The external transistor thermal shape should be in the range of 25 x 25 mm for optimum Rth.
- The LFPAK56 application note can give better insight: <a href="http://assets.nexperia.com/documents/application-note/AN10874.pdf">http://assets.nexperia.com/documents/application-note/AN10874.pdf</a>


### 30.4 VBUCKx

• Inductor charging and discharging current loop shall be designed as close as possible.

### High voltage PMIC with multiple SMPS and LDO



- Input decoupling capacitors shall be placed close to BUCKx\_IN pins.
- BUCK3\_FB and BUCK3\_INQ pins shall be tied to the same capacitor, VPRE output
  capacitor depending on BUCK3\_IN supply selected (in the blue path below, the coil is
  parasitic from tracks). In the package, the coil is parasitic from the bonding.



# 31 EMC compliance

The FS5502 EMC performance will be verified against BISS generic IC EMC test specification version 2.0 from 07.2012 and FMC1278 electromagnetic compatibility specification for electrical/electronic components and subsystems from 2016 with the following specific conditions:

- · Conducted emission: IEC 61967-4
  - Global pins: VBAT (Vsup1 and Vsup2), WAKE1/2, 150 Ω method, 12-M level
  - Local pins: VPRE, BUCK1/3, LDO1, 150 Ω method, 10-K level
- Conducted immunity: IEC 62132-4
  - Global pins: VBAT (Vsup1 and Vsup2), 36 dBm, Class A (no state change on RSTB, PGOOD and all regulators in spec)
  - Global pins: WAKE1, WAKE2, 30 dBm, Class A (no state change on RSTB, PGOOD and all regulators in spec)
  - Local pins: RSTB, PGOOD, VDDIO, VDDI2C, VBOS, 12 dBm, Class A (no state change on RSTB, PGOOD and all regulators in spec)
  - Supply pins: VPRE, BUCK1/3, LDO1, 12 dBm, Class A (no state change on RSTB, PGOOD and all regulators in spec)
- Radiated emission: FMC1278 from July 2015
  - Compliance with FMC1278 RE310 Level 2 requirement in Normal mode
- Radiated immunity: FMC1278 from July 2015

FS5502

# High voltage PMIC with multiple SMPS and LDO

- Injection level per FMC1278 RI112 Level 2 requirement in Normal mode,
- Injection level per FMC1278 RI112 Level 2 requirement in Normal mode,
- No wake up when injecting FMC1278 RI112 Level 2 requirement in Standby mode

### 32 References

- [1] **FS5502\_PDTCALC**<sup>[1]</sup> VPRE compensation network calculation and power dissipation tool (Excel file)
- [2] **FS5502\_OTP\_Mapping**<sup>[1]</sup> OTP programming configuration (Excel file)
- [5] **FS85\_PCB\_Apps\_Note**<sup>[1]</sup> PCB layout guidelines
- [6] **FS85\_VPRE\_Simplis\_Model**<sup>[1]</sup> Simplis model for stability and transient simulations
- [7] **Schematic**<sup>[1]</sup> Reference schematic in Cadence and PDF formats
- [8] **Layout**<sup>[1]</sup> Reference layout in Cadence format
- [9] **EVB**<sup>[1]</sup> Evaluation board (EVB)
- [10] **FlexGUI**<sup>[1]</sup> Graphical user interface to be used with the EVB
- [1] Contact NXP sales representative.

# High voltage PMIC with multiple SMPS and LDO

# 33 Revision history

# Table 90. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
FS5502 v.2.1	20190521	Preliminary data sheet	_	FS5502 v.2			
Modifications	<ul> <li>Changed data sheet status from Objective to Preliminary</li> <li>Section 8.3, last sentence, changed "asserting the Safety pins (PGOOD, RSTB)"</li> <li>Section 9, changed register name from "FS_DIAG_SAFETY" to "FS_DIAG"</li> <li>Table 35, changed register name from "FS_DIAG_SAFETY" to "FS_DIAG"</li> <li>Table 36, changed register name from "FS_DIAG_SAFETY" to "FS_DIAG"</li> <li>Section 11.10</li> <li>Changed section title from "FS_DIAG_SAFETY register" to "FS_DIAG register"</li> <li>Changed name of Table 51 from "FS_DIAG_SAFETY register bit allocation" to "FS_DIAG register bit allocation"</li> <li>Changed name of Table 52 from "FS_DIAG_SAFETY register bit description" to "FS_DIAG register bit description"</li> <li>Section 14.1, deleted last sentence: "These monitoring are not safety related."</li> <li>Section 27, changed section title from "Functional safety" to "Fail Safe domain description"</li> <li>Section 27.4, changed "These two safety output pins" to "These two output pins"</li> </ul>						
FS5502 v.2	20190416	Objective data sheet	_	FS5502 v.1			
FS5502 v.1	20190228	Objective data sheet	_	_			

### High voltage PMIC with multiple SMPS and LDO

# 34 Legal information

#### 34.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 34.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 34.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without

notice. This document supersedes and replaces all information supplied prior to the publication hereof.

 $\ensuremath{\mathbf{Applications}}$  — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

FS5502

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2019. All rights reserved.

# High voltage PMIC with multiple SMPS and LDO

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 34.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — is a trademark of NXP B.V.

# High voltage PMIC with multiple SMPS and LDO

# **Tables**

Tab. 1.	Ordering information	2	Tab. 46.	FS_I_SVS register bit description	. 35
Tab. 2.	Pin description	4	Tab. 47.	FS_OVUVREG_STATUS register bit	
Tab. 3.	Connection of unused pins	6		allocation	. 35
Tab. 4.	Electrical characteristics	12	Tab. 48.	FS_OVUVREG_STATUS register bit	
Tab. 5.	Main writing registers overview			description	36
Tab. 6.	Main reading registers overview		Tab. 49.	FS_SAFE_IOS register bit allocation	
Tab. 7.	M_FLAG register bit allocation		Tab. 50.	FS_SAFE_IOS register bit description	
Tab. 8.	M_FLAG register bit description		Tab. 51.	FS_DIAG register bit allocation	
Tab. 9.	M_MODE register bit allocation		Tab. 52.	FS_DIAG register bit description	
Tab. 10.	M_MODE register bit description		Tab. 53.	FS_INTB_MASK register bit allocation	
Tab. 11.	M REG CTRL1 register bit allocation		Tab. 54.	FS_INTB_MASK register bit description	
Tab. 12.	M REG CTRL1 register bit description		Tab. 55.	FS_STATES register bit allocation	
Tab. 13.	M_REG_CTRL2 register bit allocation		Tab. 56.	FS_STATES register bit description	
Tab. 13.	M_REG_CTRL2 register bit description		Tab. 50.	Main OTP_REGISTERS	
Tab. 15.	M_CLOCK register bit allocation		Tab. 58.	Fail-safe OTP_REGISTERS	
Tab. 16.	M_CLOCK register bit description		Tab. 59.	Main OPT bit description	
Tab. 17.	M_INT_MASK1 register bit allocation		Tab. 60.	Fail-safe OPT bit description	
Tab. 18.	M_INT_MASK1 register bit description		Tab. 61.	Best of supply electrical characteristics	
Tab. 19.	M_INT_MASK2 register bit allocation		Tab. 62.	VPRE electrical characteristics	
Tab. 20.	M_INT_MASK2 register bit description		Tab. 63.	BUCK1 electrical characteristics	
Tab. 21.	M_FLAG1 register bit allocation		Tab. 64.	BUCK3 electrical characteristics	
Tab. 22.	M_FLAG1 register bit description		Tab. 65.	LDO1 electrical characteristics	
Tab. 23.	M_FLAG2 register bit allocation		Tab. 66.	Manual frequency tuning configuration	
Tab. 24.	M_FLAG2 register bit description	25	Tab. 67.	FOUT multiplexer selection	74
Tab. 25.	M_VMON_REGx register bit allocation	27	Tab. 68.	Electrical characteristics	75
Tab. 26.	M_VMON_REGx register bit description	27	Tab. 69.	WAKE1, WAKE2 electrical characteristics	. 77
Tab. 27.	M_LVB1_SVS register bit allocation	27	Tab. 70.	INTB electrical characteristics	77
Tab. 28.	M_LVB1_SVS register bit description	28	Tab. 71.	List of interrupts from main logic	77
Tab. 29.	M_MEMORY0 register bit allocation		Tab. 72.	List of interrupts from fail-safe logic	
Tab. 30.	M_MEMORY0 register bit description		Tab. 73.	PSYNC electrical characteristics	
Tab. 31.	M_MEMORY1 register bit allocation		Tab. 74.	I2C message arrangement	
Tab. 32.	M_MEMORY1 register bit description		Tab. 75.	I2C electrical characteristics	
Tab. 33.	M_DEVICEID register bit allocation		Tab. 76.	Maximum ratings	
Tab. 34.	M_DEVICEID register bit description		Tab. 77.	Thermal ratings	
Tab. 35.	Fail-safe writing registers overview		Tab. 78.	Electrical characteristics	
Tab. 36.	Fail-safe reading registers overview		Tab. 79.	VCOREMON error impact configuration	
Tab. 37.	FS GRL FLAGS register bit allocation		Tab. 80.	VCOREMON electrical characteristics	
Tab. 37.	FS_GRL_FLAGS register bit description		Tab. 81.		
	FS_I_OVUV_SAFE_REACTION1 register	32		SVS offset configuration	
Tab. 39.		22	Tab. 82.	VDDIO electrical characteristics	
Tab 40	bit allocation	32	Tab. 83.	VDDIO electrical characteristics	
Tab. 40.	FS_I_OVUV_SAFE_REACTION1 register	20	Tab. 84.	VMONx error impact configuration	9 1
T-1- 44	bit description	32	Tab. 85.	VMON1 (without ext resistor accuracy)	04
Tab. 41.		00	<b>T</b> 1 00	electrical characteristics	91
	bit allocation	33	Tab. 86.	Application related fail-safe fault list and	
Tab. 42.	FS_I_OVUV_SAFE_REACTION2 register			reaction	
	bit description		Tab. 87.	Fault error counter configuration	
Tab. 43.	FS_I_FSSM register bit allocation		Tab. 88.	PGOOD electrical characteristics	
Tab. 44.	FS_I_FSSM register bit description		Tab. 89.	RSTB electrical characteristics	
Tab. 45.	FS_I_SVS register bit allocation	34	Tab. 90.	Revision history	104
Figure	es				
Fig. 1.	Simplified application diagram of FS5502	2	Fig. 4.	Simplified functional state diagram	8
Fig. 2.	Block diagram of FS5502		Fig. 5.	Power sequencing (VREGx PWR_UP)	
Fig. 3.	Pin configuration for HVQFN56		Fig. 6.	Power up sequence example	
J			3		

# High voltage PMIC with multiple SMPS and LDO

Fig. 7.	Debug mode entry12	Fig. 25.	Two FS5502 synchronization timing	
Fig. 8.	VPRE schematic55		diagram	79
Fig. 9.	Type 2 compensation network concept56	Fig. 26.	Synchronization of one FS5502 and one	
Fig. 10.	Phase and gain margin simulation57		PF82	79
Fig. 11.	Transient response simulation 58	Fig. 27.	FS5502 and one PF82 synchronization	
Fig. 12.	MOSFET gate charge definition61		timing diagram	80
Fig. 13.	VPRE theoretical efficiency61	Fig. 28.	Operating range	83
Fig. 14.	BUCK1 standalone schematic62	Fig. 29.	FS5502 Application diagram	86
Fig. 15.	Phase and gain margin simulation63	Fig. 30.	Fail-safe block diagram	87
Fig. 16.	Transient response simulation64	Fig. 31.	SVS principle	89
Fig. 17.	BUCK1 theoretical efficiency66	Fig. 32.	VDDIO monitoring principle	89
Fig. 18.	BUCK3 schematic67	Fig. 33.	VMON1 monitoring principle	91
Fig. 19.	Phase and gain margin simulation68	Fig. 34.	PGOOD pin implementation	93
Fig. 20.	Transient response simulation 69	Fig. 35.	RSTB pin implementation	94
Fig. 21.	BUCK3 theoretical efficiency71	Fig. 36.	Package outline for FS5502	96
Fig. 22.	LDO1 block diagram71	Fig. 37.	Solder mask pattern	98
Fig. 23.	Clock management block diagram73	Fig. 38.	I/O pads and solderable areas	99
Fia. 24.	Synchronization of two FS5502 78	Fia. 39.	Solder paste stencil	.100

# High voltage PMIC with multiple SMPS and LDO

# **Contents**

1	General description	1	14.2	Application schematic	55
2	Features and benefits		14.3	Compensation network and stability	
3	Applications		14.4	VPRE electrical characteristics	
4	Simplified application diagram		14.5	VPRE external MOSFETs	
5	Ordering information		14.6	VPRE efficiency	
6	Block diagram		14.7	VPRE not populated	
7	Pinning information	4	15	Low voltage buck: BUCK1	
7.1	Pinning		15.1	Functional description	
7.2	Pin description		15.2	Application schematic: Single phase mode.	
7.3	Connection of unused pins		15.3	Compensation network and stability	
8	Functional description		15.4	BUCK1 electrical characteristics	
8.1	Simplified functional state diagram		15.4	BUCK1 efficiency	
8.2	Main state machine		16.5	Low voltage buck: BUCK3	
8.3	Fail-safe state machine		16.1	Functional description	
8.4			16.1		
	Power sequencing			Application schematic	
8.5	Debug mode		16.3	Compensation network and stability	
9	Register mapping		16.4	BUCK3 electrical characteristics	
10	Main register mapping		16.5	BUCK3 efficiency	
10.1	Main writing registers overview		17	Linear voltage regulator: LDO1	
10.2	Main reading registers overview		17.1	Functional description	
10.3	M_FLAG register		17.2	Application schematics	
10.4	M_MODE register		17.3	LDO1 electrical characteristics	
10.5	M_REG_CTRL1 register		18	Clock management	
10.6	M_REG_CTRL2 register		18.1	Clock description	
10.7	M_CLOCK register		18.2	Phase shifting	
10.8	M_INT_MASK1 register	21	18.3	Manual frequency tuning	
10.9	M_INT_MASK2 register	22	18.4	Spread spectrum	
10.10	M_FLAG1 register		18.5	External clock synchronization	74
10.11	M_FLAG2 register	25	18.6	Electrical characteristics	75
10.12	M_VMON_REGx register	27	19	I/O interface pins	76
10.13	M_LVB1_SVS register	27	19.1	WAKE1, WAKE2	76
10.14	M_MEMORY0 register	28	19.2	INTB	77
10.15	M_MEMORY1 register	29	19.3	PSYNC for two FS5502	
10.16	M_DEVICEID register	29	19.4	PSYNC for FS5502 and PF82	79
11	Fail-safe register mapping	30	20	I2C interface	80
11.1	Fail-safe writing registers overview		20.1	I2C interface overview	80
11.2	Fail-safe reading registers overview		20.2	Device address	81
11.3	FS_GRL_FLAGS register		20.3	Cyclic redundant check	
11.4	FS_I_OVUV_SAFE_REACTION1 register		20.4	I2C electrical characteristics	
11.5	FS_I_OVUV_SAFE_REACTION2 register		21	Maximum ratings	
11.6	FS I FSSM register		22	Electrostatic discharge	
11.7	FS_I_SVS register		22.1	Human body model (JESD22/A114)	83
11.8	FS_OVUVREG_STATUS register		22.2	Charged device model (JS-002)	
11.9	FS SAFE IOs register		22.3	Discharged contact test	
11.10	FS_DIAG register		23	Recommended operating conditions	
11.11	FS_INTB_MASK register		24	Thermal characteristics	
11.12	FS_STATES register		25	Characteristics	
12	OTP bits configuration		26	Application information	
12.1	Overview		27	Fail-safe domain description	
12.1	Main OPT bit description		27.1	Functional description	
12.2	Fail-safe OPT bit description		27.1	Voltage supervisor	
12.3 13	•		27.2 27.2.1	VCOREMON monitoring	
13.1	Best of supply		27.2.1	Static voltage scaling (SVS)	
	Functional description				
13.2	Best of supply electrical characteristics		27.2.3	VDDIO monitoring	
14	High voltage buck: VPRE		27.2.4	VMON1 monitoring	
14.1	Functional description	54	27.3	Fault management	92

FS5502

# High voltage PMIC with multiple SMPS and LDO

27.3.1	Fault source and reaction	92
27.3.2	Fault error counter	
27.4	PGOOD, RSTB,	
27.4.1	PGOOD	93
27.4.2	RSTB	94
28	Package information	95
29	Package outline	96
30	Layout and PCB guidelines	98
30.1	Landing pad information	98
30.2	Component selection	100
30.3	VPRE	
30.4	VBUCKx	101
31	EMC compliance	102
32	References	
33	Revision history	104
34	Legal information	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.