



*M68HC05*  
*Microcontrollers*

*MC68HC705P9*

*Technical Data*

MC68HC705P9/D  
Rev. 4.0, 4/2002





**Freescale Semiconductor, Inc.**

**Freescale Semiconductor, Inc.**

**For More Information On This Product,  
Go to: [www.freescale.com](http://www.freescale.com)**

# MC68HC705P9

## Technical Data

---

---

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://www.motorola.com/semiconductors/>

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

**Revision History****Revision History**

<b>Date</b>	<b>Revision Level</b>	<b>Description</b>	<b>Page Number(s)</b>
April, 2002	4.0	Reformatted to meet current publication standards	Throughout

## List of Sections

Section 1. General Description .....	21
Section 2. Pin Descriptions .....	25
Section 3. Memory .....	31
Section 4. Central Processor Unit (CPU) .....	43
Section 5. Resets and Interrupts .....	65
Section 6. Low Power Modes .....	75
Section 7. Parallel Input/Output (I/O) Ports .....	81
Section 8. Computer Operating Properly Watchdog (COP) .....	95
Section 9. Timer .....	99
Section 10. Serial Input/Output Port (SIOP) .....	117
Section 11. Analog-to-Digital Converter (ADC) .....	129
Section 12. Electrical Specifications .....	137
Section 13. Mechanical Specifications .....	149
Section 14. Ordering Information .....	151
Index .....	153



## Table of Contents

### Section 1. General Description

1.1	Contents .....	21
1.2	Features .....	21
1.3	Programmable Options .....	22
1.4	Structure .....	23

### Section 2. Pin Descriptions

2.1	Contents .....	25
2.2	Pin Assignments .....	26
2.3	Pin Functions .....	26
2.3.1	$V_{DD}$ and $V_{SS}$ .....	26
2.3.2	OSC1 and OSC2 .....	27
2.3.2.1	Crystal Connections .....	27
2.3.2.2	Ceramic Resonator Connections .....	28
2.3.2.3	External Clock Connections .....	28
2.3.3	$\overline{RESET}$ .....	28
2.3.4	$\overline{IRQ}/V_{PP}$ .....	29
2.3.5	PA7–PA0 .....	29
2.3.6	PB7/SCK–PB5/SDO .....	29
2.3.7	PC7/ $V_{RH}$ –PC0 .....	29
2.3.8	PD7/TCAP and PD5 .....	29
2.3.9	TCMP .....	29

**Section 3. Memory**

- 3.1 Contents ..... 31
- 3.2 Features ..... 31
- 3.3 Memory Map ..... 32
- 3.4 Input/Output Register Summary ..... 33
- 3.5 RAM ..... 36
- 3.6 EPROM/OTPROM ..... 37
  - 3.6.1 EPROM/OTPROM Programming ..... 37
    - 3.6.1.1 EPROM Programming Register ..... 38
    - 3.6.1.2 Bootloader ROM ..... 39
  - 3.6.2 EPROM Erasing ..... 41
- 3.7 Mask Option Register ..... 42

**Section 4. Central Processor Unit (CPU)**

- 4.1 Contents ..... 43
- 4.2 Features ..... 44
- 4.3 Introduction ..... 44
- 4.4 CPU Control Unit ..... 44
- 4.5 Arithmetic/Logic Unit ..... 45
- 4.6 CPU Registers ..... 46
  - 4.6.1 Accumulator ..... 46
  - 4.6.2 Index Register ..... 46
  - 4.6.3 Stack Pointer ..... 47
  - 4.6.4 Program Counter ..... 48
  - 4.6.5 Condition Code Register ..... 48
- 4.7 Instruction Set ..... 49
  - 4.7.1 Addressing Modes ..... 50
    - 4.7.1.1 Inherent ..... 50
    - 4.7.1.2 Immediate ..... 50
    - 4.7.1.3 Direct ..... 50



4.7.1.4	Extended . . . . .	51
4.7.1.5	Indexed, No Offset . . . . .	51
4.7.1.6	Indexed, 8-Bit Offset . . . . .	51
4.7.1.7	Indexed, 16-Bit Offset . . . . .	52
4.7.1.8	Relative . . . . .	52
4.7.2	Instruction Types . . . . .	52
4.7.2.1	Register/Memory Instructions . . . . .	53
4.7.2.2	Read-Modify-Write Instructions . . . . .	54
4.7.2.3	Jump/Branch Instructions . . . . .	55
4.7.2.4	Bit Manipulation Instructions . . . . .	56
4.7.2.5	Control Instructions . . . . .	57
4.7.3	Instruction Set Summary . . . . .	58
4.8	Opcode Map . . . . .	63

**Section 5. Resets and Interrupts**

5.1	Contents . . . . .	65
5.2	Resets. . . . .	66
5.2.1	Power-On Reset. . . . .	66
5.2.2	External Reset . . . . .	67
5.2.3	COP Watchdog Reset . . . . .	68
5.3	Low-Voltage Protection. . . . .	68
5.4	Interrupts. . . . .	68
5.4.1	Software Interrupt. . . . .	69
5.4.2	External Interrupt . . . . .	69
5.4.3	Timer Interrupts . . . . .	71
5.4.3.1	Input Capture Interrupt. . . . .	71
5.4.3.2	Output Compare Interrupt . . . . .	71
5.4.3.3	Timer Overflow Interrupt . . . . .	71
5.4.4	Interrupt Processing . . . . .	72

**Section 6. Low Power Modes**

6.1 Contents . . . . .75

6.2 Stop Mode . . . . .75

6.3 Wait Mode. . . . .78

6.4 Data-Retention Mode . . . . .80

**Section 7. Parallel Input/Output (I/O) Ports**

7.1 Contents . . . . .81

7.2 Introduction. . . . .81

7.3 Port A . . . . .83

7.3.1 Port A Data Register (PORTA). . . . .83

7.3.2 Data Direction Register A (DDRA). . . . .83

7.4 Port B . . . . .85

7.4.1 Port B Data Register (PORTB). . . . .85

7.4.2 Data Direction Register B (DDRB). . . . .86

7.5 Port C . . . . .87

7.5.1 Port C Data Register (PORTC) . . . . .88

7.5.2 Data Direction Register C (DDRC). . . . .89

7.6 Port D . . . . .90

7.6.1 Port D Data Register (PORTD) . . . . .91

7.6.2 Data Direction Register D (DDRD). . . . .92

**Section 8. Computer Operating Properly Watchdog (COP)**

8.1 Contents . . . . .95

8.2 Features . . . . .95

8.3 Introduction. . . . .96

8.4 Operation . . . . .96

8.4.1 COP Watchdog Timeout . . . . .96

8.4.2 COP Watchdog Timeout Period. . . . .96

8.4.3 Clearing the COP Watchdog . . . . .97

8.5 Interrupts . . . . .97

8.6 COP Register . . . . .97

8.7 Low-Power Modes . . . . .98

8.7.1 Stop Mode . . . . .98

8.7.2 Wait Mode . . . . .98

**Section 9. Timer**

9.1 Contents . . . . .99

9.2 Features . . . . .100

9.3 Introduction . . . . .100

9.4 Operation . . . . .101

9.4.1 Pin Functions . . . . .103

9.4.1.1 PD7/TCAP . . . . .103

9.4.1.2 TCMP . . . . .103

9.4.2 Input Capture . . . . .103

9.4.3 Output Compare . . . . .104

9.5 Timing . . . . .105

9.6 Interrupts . . . . .108

9.7 I/O Registers . . . . .108

9.7.1 Timer Control Register . . . . .109

9.7.2 Timer Status Register . . . . .110

9.7.3 Timer Registers . . . . .112

9.7.4 Alternate Timer Registers . . . . .113

9.7.5 Input Capture Registers . . . . .114

9.7.6 Output Compare Registers . . . . .115

9.8 Low-Power Modes . . . . .116

9.8.1 Stop Mode . . . . .116

9.8.2 Wait Mode . . . . .116

**Section 10. Serial Input/Output Port (SIOP)**

- 10.1 Contents . . . . . 117
- 10.2 Features . . . . . 118
- 10.3 Introduction . . . . . 118
- 10.4 Operation . . . . . 120
  - 10.4.1 Pin Functions . . . . . 120
    - 10.4.1.1 PB7/SCK . . . . . 121
    - 10.4.1.2 PB5/SDO . . . . . 122
    - 10.4.1.3 PB6/SDI . . . . . 122
  - 10.4.2 Data Movement . . . . . 123
- 10.5 Timing . . . . . 123
- 10.6 Interrupts . . . . . 125
- 10.7 I/O Registers . . . . . 125
  - 10.7.1 SIOP Control Register . . . . . 125
  - 10.7.2 SIOP Status Register . . . . . 126
  - 10.7.3 SIOP Data Register . . . . . 127
- 10.8 Low-Power Modes . . . . . 128
  - 10.8.1 Stop Mode . . . . . 128
  - 10.8.2 Wait Mode . . . . . 128

**Section 11. Analog-to-Digital Converter (ADC)**

- 11.1 Contents . . . . . 129
- 11.2 Features . . . . . 129
- 11.3 Introduction . . . . . 130
- 11.4 Operation . . . . . 131
  - 11.4.1 Pin Functions . . . . . 131
    - 11.4.1.1 PC7/V<sub>RH</sub> . . . . . 131
    - 11.4.1.2 PC6/AN0–PC3/AN3 . . . . . 132
- 11.5 Interrupts . . . . . 132
- 11.6 Timing and Electrical Characteristics . . . . . 133

11.7 I/O Registers . . . . . 134  
 11.7.1 ADC Status and Control Register . . . . . 134  
 11.7.2 ADC Data Register . . . . . 136  
 11.8 Low-Power Modes . . . . . 136  
 11.8.1 Stop Mode . . . . . 136  
 11.8.2 Wait Mode . . . . . 136

**Section 12. Electrical Specifications**

12.1 Contents . . . . . 137  
 12.2 Maximum Ratings . . . . . 138  
 12.3 Operating Temperature Range . . . . . 139  
 12.4 Thermal Characteristics . . . . . 139  
 12.5 Power Considerations . . . . . 140  
 12.6 5.0-Volt DC Electrical Characteristics . . . . . 141  
 12.7 3.3-Volt DC Electrical Characteristics . . . . . 142  
 12.8 Driver Characteristics . . . . . 143  
 12.9 Typical Supply Current vs. Internal Clock Frequency . . . . . 144  
 12.10 Maximum Supply Current vs. Internal Clock Frequency . . . . . 145  
 12.11 5.0-Volt Control Timing . . . . . 146  
 12.12 3.3 V Control Timing . . . . . 147

**Section 13. Mechanical Specifications**

13.1 Contents . . . . . 149  
 13.2 Introduction . . . . . 149  
 13.3 28-Pin PDIP — Case #710 . . . . . 149  
 13.4 28-Pin Cerdip — Case #733 . . . . . 150  
 13.5 28-Pin SOIC — Case #751F . . . . . 150

**Section 14. Ordering Information**

14.1 Contents .....151  
14.2 Introduction .....151  
14.3 MC Order Numbers .....151

**Index**

Index .....153

## List of Figures

Figure	Title	Page
1-1	MC68HC705P9 Block Diagram . . . . .	23
2-1	Pin Assignments . . . . .	26
2-2	Bypassing Recommendation . . . . .	26
2-3	Crystal Connections . . . . .	27
2-4	Ceramic Resonator Connections . . . . .	28
2-5	External Clock Connections . . . . .	28
3-1	Memory Map . . . . .	32
3-2	I/O Register Summary . . . . .	33
3-3	EPROM Programming Register (EPROG) . . . . .	38
3-4	Bootloader Circuit . . . . .	40
3-5	Mask Option Register (MOR) . . . . .	42
4-1	CPU Programming Model . . . . .	45
4-2	Accumulator (A) . . . . .	46
4-3	Index Register (X) . . . . .	46
4-4	Stack Pointer (SP) . . . . .	47
4-5	Program Counter (PC) . . . . .	48
4-6	Condition Code Register (CCR) . . . . .	48
5-1	Reset Sources . . . . .	66
5-2	Power-On Reset Timing . . . . .	67
5-3	External Reset Timing . . . . .	67
5-4	External Interrupt Logic . . . . .	69
5-5	External Interrupt Timing . . . . .	70
5-6	Interrupt Stacking Order . . . . .	72
5-7	Interrupt Flowchart . . . . .	74

**List of Figures**

Figure	Title	Page
6-1	Stop Recovery Timing . . . . .	76
6-2	STOP Instruction Flowchart . . . . .	77
6-3	WAIT Instruction Flowchart. . . . .	79
6-4	STOP/WAIT Clock Logic . . . . .	80
7-1	Parallel I/O Port Register Summary . . . . .	82
7-2	Port A Data Register (PORTA). . . . .	83
7-3	Data Direction Register A (DDRA) . . . . .	83
7-4	Port A I/O Circuit. . . . .	84
7-5	Port B Data Register (PORTB). . . . .	85
7-6	Data Direction Register B (DDRB) . . . . .	86
7-7	Port B I/O Logic . . . . .	87
7-8	Port C Data Register (PORTC). . . . .	88
7-9	Data Direction Register C (DDRC) . . . . .	89
7-10	Port C I/O Logic . . . . .	89
7-11	Port D Data Register (PORTD). . . . .	91
7-12	Data Direction Register D (DDRD) . . . . .	92
7-13	Port D I/O Logic . . . . .	92
8-1	COP Register (COPR) . . . . .	97
9-1	Timer Block Diagram . . . . .	101
9-2	Timer I/O Register Summary . . . . .	102
9-3	Input Capture Operation . . . . .	104
9-4	Output Compare Operation . . . . .	104
9-5	Input Capture Characteristics . . . . .	105
9-6	Timer Reset Timing . . . . .	106
9-7	Input Capture Timing . . . . .	106
9-8	Output Compare Timing . . . . .	107
9-9	Timer Overflow Timing . . . . .	107
9-10	Timer Control Register (TCR). . . . .	109
9-11	Timer Status Register (TSR) . . . . .	110
9-12	Timer Registers (TRH and TRL). . . . .	112
9-13	Timer Register Reads. . . . .	112
9-14	Alternate Timer Registers (ATRH and ATRL). . . . .	113
9-15	Alternate Timer Register Reads . . . . .	113



<b>Figure</b>	<b>Title</b>	<b>Page</b>
9-16	Input Capture Registers (ICRH and ICRL) . . . . .	114
9-17	Output Compare Registers (OCRH and OCRL) . . . . .	115
10-1	SIOP Block Diagram . . . . .	119
10-2	SIOP I/O Register Summary . . . . .	119
10-3	SIOP Data/Clock Timing . . . . .	121
10-4	Master/Slave SIOP Shift Register Operation . . . . .	123
10-5	SIOP Timing . . . . .	123
10-6	SIOP Control Register (SCR) . . . . .	125
10-7	SIOP Status Register (SSR) . . . . .	126
10-8	SIOP Data Register (SDR) . . . . .	127
11-1	ADC Block Diagram . . . . .	130
11-2	ADC I/O Register Summary . . . . .	131
11-3	ADC Status and Control Register (ADSCR) . . . . .	134
11-4	ADC Data Register (ADDR) . . . . .	136
12-1	Typical High-Side Driver Characteristics . . . . .	143
12-2	Typical Low-Side Driver Characteristics . . . . .	143
12-3	Typical Supply Current vsInternal Clock Frequency . . . . .	144
12-4	Maximum Supply Current vsInternal Clock Frequency . . . . .	145
12-5	Test Load . . . . .	147



## List of Tables

Table	Title	Page
1-1	Programmable Options . . . . .	22
3-1	Bootloader Function Selection . . . . .	40
4-1	Register/Memory Instructions . . . . .	53
4-2	Read-Modify-Write Instructions . . . . .	54
4-3	Jump and Branch Instructions . . . . .	55
4-4	Bit Manipulation Instructions . . . . .	56
4-5	Control Instructions . . . . .	57
4-6	Instruction Set Summary . . . . .	58
4-7	Opcode Map . . . . .	64
5-1	External Reset Timing . . . . .	67
5-2	External Interrupt Timing ( $V_{DD} = 5.0$ Vdc) . . . . .	70
5-3	External Interrupt Timing ( $V_{DD} = 3.3$ Vdc) . . . . .	70
5-4	Reset/Interrupt Vector Addresses . . . . .	73
7-1	Port A Pin Operation . . . . .	84
7-2	Port B Pin Operation . . . . .	87
7-3	Port C Pin Operation . . . . .	90
7-4	Port D Pin Operation . . . . .	93
9-1	Timer Characteristics ( $V_{DD} = 5.0$ Vdc) . . . . .	105
9-2	Timer Characteristics ( $V_{DD} = 3.3$ Vdc) . . . . .	105
9-3	Timer Interrupt Sources . . . . .	108
10-1	SIOP Timing ( $V_{DD} = 5.0$ Vdc) . . . . .	124
10-2	SIOP Timing ( $V_{DD} = 3.3$ Vdc) . . . . .	124



List of Tables

Table	Title	Page
11-1	ADC Characteristics ( $V_{DD} = 5.0 \text{ Vdc}$ ) .....	133
11-2	ADC Input Channel Selection .....	135
14-1	Order Numbers .....	151

Freescale Semiconductor, Inc.

## Section 1. General Description

### 1.1 Contents

1.2	Features . . . . .	21
1.3	Programmable Options . . . . .	22
1.4	Structure . . . . .	23

### 1.2 Features

Features of the MC68HC705P9 include:

- Four peripheral modules
  - 16-bit input capture/output compare timer
  - Synchronous serial I/O port (SIOP)
  - 4-channel, 8-bit analog-to-digital converter (ADC)
  - Computer operating properly (COP) watchdog
- 20 bidirectional input/output (I/O) port pins and one input-only port pin
- On-chip oscillator with connections for:
  - Crystal
  - Ceramic resonator
  - External clock
- 2104 bytes of EPROM/OTPROM
  - 48 bytes of page zero EPROM/OTPROM
  - Eight locations for user vectors

- 128 bytes of user RAM
- Bootloader ROM
- Memory-mapped I/O registers
- Fully static operation with no minimum clock speed
- Power-saving stop, wait, and data-retention modes
- Available packages:
  - 28-pin plastic dual in-line package (PDIP)
  - 28-pin small outline integrated circuit (SOIC)
  - 28-pin ceramic dual in-line package (CERDIP)

### 1.3 Programmable Options

The options in [Table 1-1](#) are programmable in the mask option register.

**Table 1-1. Programmable Options**

Feature	Option
COP watchdog	Enabled or Disabled
External interrupt pin triggering	Negative-edge triggering only or Negative-edge and low-level triggering
SIOPI data format	MSB first or LSB first

### 1.4 Structure




Figure 1-1. MC68HC705P9 Block Diagram





## Section 2. Pin Descriptions

### 2.1 Contents

2.2	Pin Assignments . . . . .	26
2.3	Pin Functions . . . . .	26
2.3.1	$V_{DD}$ and $V_{SS}$ . . . . .	26
2.3.2	OSC1 and OSC2 . . . . .	27
2.3.2.1	Crystal Connections . . . . .	27
2.3.2.2	Ceramic Resonator Connections . . . . .	28
2.3.2.3	External Clock Connections . . . . .	28
2.3.3	$\overline{RESET}$ . . . . .	28
2.3.4	IRQ/ $V_{PP}$ . . . . .	29
2.3.5	PA7–PA0 . . . . .	29
2.3.6	PB7/SCK–PB5/SDO . . . . .	29
2.3.7	PC7/ $V_{RH}$ –PC0 . . . . .	29
2.3.8	PD7/TCAP and PD5 . . . . .	29
2.3.9	TCMP . . . . .	29

## 2.2 Pin Assignments




Figure 2-1. Pin Assignments

## 2.3 Pin Functions

### 2.3.1 V<sub>DD</sub> and V<sub>SS</sub>

V<sub>DD</sub> and V<sub>SS</sub> are the power supply and ground pins. The MCU operates from a single 5-V power supply.

Very fast signal transitions occur on the MCU pins, placing high short-duration current demands on the power supply. To prevent noise problems, take special care to provide good power supply bypassing at the MCU as **Figure 2-2** shows. Place the bypass capacitors as close as possible to the MCU. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.




Figure 2-2. Bypassing Recommendation

### 2.3.2 OSC1 and OSC2


The OSC1 and OSC2 pins are the connections for the on-chip oscillator. The oscillator can be driven by any of the following:

- Crystal
- Ceramic resonator
- External clock signal

The frequency of the on-chip oscillator is  $f_{OSC}$ . The MCU divides the internal oscillator output by two to produce the internal clock with a frequency of  $f_{OP}$ .

#### 2.3.2.1 Crystal Connections

The circuit in **Figure 2-3** shows a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, as the crystal parameters determine the external component values required to provide reliable startup and maximum stability. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the crystal and capacitors as close as possible to the pins.




**Figure 2-3. Crystal Connections**

**NOTE:** Use an AT-cut crystal. Do not use a strip or tuning fork crystal. The MCU may overdrive or have the incorrect characteristic impedance for a strip or tuning fork crystal.

### 2.3.2.2 Ceramic Resonator Connections

To reduce cost, use a ceramic resonator in place of the crystal. **Figure 2-4** shows a ceramic resonator circuit. For the values of any external components, follow the recommendations of the resonator manufacturer. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. To minimize output distortion, mount the resonator and capacitors as close as possible to the pins.




**Figure 2-4. Ceramic Resonator Connections**

**NOTE:** *Because the frequency stability of ceramic resonators is not as high as that of crystal oscillators, using a ceramic resonator may degrade the performance of the ADC.*

### 2.3.2.3 External Clock Connections

An external clock from another CMOS-compatible device can drive the OSC1 input, with the OSC2 pin unconnected, as **Figure 2-5** shows.



**Figure 2-5. External Clock Connections**

### 2.3.3 $\overline{\text{RESET}}$

A logic zero on the  $\overline{\text{RESET}}$  pin forces the MCU to a known startup state. The  $\overline{\text{RESET}}$  pin input circuit contains an internal Schmitt trigger to improve noise immunity.

### 2.3.4 $\overline{\text{IRQ}}/V_{\text{PP}}$

The  $\overline{\text{IRQ}}/V_{\text{PP}}$  pin has the following functions:

- Applying asynchronous external interrupt signals
- Applying  $V_{\text{PP}}$ , the EPROM/OTPROM programming voltage

### 2.3.5 PA7–PA0

PA7–PA0 are general-purpose bidirectional I/O port pins. Use data direction register A to configure port A pins as inputs or outputs.

### 2.3.6 PB7/SCK–PB5/SDO

Port B is a 3-pin bidirectional I/O port that shares its pins with the SIOP. Use data direction register B to configure port B pins as inputs or outputs.

### 2.3.7 PC7/ $V_{\text{RH}}$ –PC0

Port C is an 8-pin bidirectional I/O port that shares five of its pins with the ADC. Use data direction register C to configure port C pins as inputs or outputs.

### 2.3.8 PD7/TCAP and PD5

Port D is a 2-pin I/O port that shares one of its pins with the capture/compare timer. Use data direction register D to configure port D pins as inputs or outputs.

### 2.3.9 TCMP

The TCMP pin is the output compare pin for the capture/compare timer.



## Section 3. Memory

### 3.1 Contents

3.2	Features . . . . .	31
3.3	Memory Map . . . . .	32
3.4	Input/Output Register Summary . . . . .	33
3.5	RAM . . . . .	36
3.6	EPROM/OTPROM . . . . .	37
3.6.1	EPROM/OTPROM Programming . . . . .	37
3.6.1.1	EPROM Programming Register . . . . .	38
3.6.1.2	Bootloader ROM . . . . .	39
3.6.2	EPROM Erasing . . . . .	41
3.7	Mask Option Register . . . . .	42

### 3.2 Features

Features include:

- 2104 bytes of EPROM/OTPROM
  - 48 bytes of page zero EPROM/OTPROM
  - Eight locations for user vectors
- 128 bytes of user RAM
- Bootloader ROM

Memory

3.3 Memory Map




Figure 3-1. Memory Map



### 3.4 Input/Output Register Summary

Addr.	Name	Bit 7	6	5	4	3	2	1	Bit 0	
\$0000	Port A Data Register (PORTA) <a href="#">See page 83.</a>	Read:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
		Write:								
		Reset:	Unaffected by reset							
\$0001	Port B Data Register (PORTB) <a href="#">See page 85.</a>	Read:	PB7	PB6	PB5	0	0	0	0	0
		Write:								
		Reset:	Unaffected by reset							
\$0002	Port C Data Register (PORTC) <a href="#">See page 89.</a>	Read:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
		Write:								
		Reset:	Unaffected by reset							
\$0003	Port D Data Register (PORTD) <a href="#">See page 92.</a>	Read:	PD7	0	PD5	1	0	0	0	0
		Write:								
		Reset:	Unaffected by reset							
\$0004	Data Direction Register A (DDRA) <a href="#">See page 83.</a>	Read:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0005	Data Direction Register B (DDRB) <a href="#">See page 86.</a>	Read:	DDRB7	DDRB6	DDRB5	0	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0006	Data Direction Register C (DDRC) <a href="#">See page 89.</a>	Read:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0007	Data Direction Register D (DDRD) <a href="#">See page 92.</a>	Read:	0	0	DDRD5	0	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0

= Unimplemented      R = Reserved      U = Unaffected

Figure 3-2. I/O Register Summary (Sheet 1 of 4)

Memory

Addr.	Name	Bit 7	6	5	4	3	2	1	Bit 0	
\$0008	Unimplemented									
\$0009	Unimplemented									
\$000A	SIOPI Control Register (SCR) <i>See page 125.</i>	Read:	0	SPE	0	MSTR	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000B	SIOPI Status Register (SSR) <i>See page 126.</i>	Read:	SPIF	DCOL	0	0	0	0	0	0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000C	SIOPI Data Register (SDR) <i>See page 127.</i>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Unaffected by reset							
\$000D	Unimplemented									
↓										
\$0011	Unimplemented									
\$0012	Timer Control Register (TCR) <i>See page 109.</i>	Read:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
		Write:								
		Reset:	0	0	0	0	0	0	U	0
\$0013	Timer Status Register (TSR) <i>See page 110.</i>	Read:	ICF	OCF	TOF	0	0	0	0	0
		Write:								
		Reset:	U	U	U	0	0	0	0	0
\$0014	Input Capture Register High (ICRH) <i>See page 114.</i>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Unaffected by reset							

= Unimplemented      R = Reserved      U = Unaffected

Figure 3-2. I/O Register Summary (Sheet 2 of 4)

Addr.	Name	Bit 7	6	5	4	3	2	1	Bit 0	
\$0015	Input Capture Register Low (ICRL) <i>See page 114.</i>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Unaffected by reset							
\$0016	Output Compare Register High (OCRH) <i>See page 115.</i>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Unaffected by reset							
\$0017	Output Compare Register Low (OCRL) <i>See page 115.</i>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Unaffected by reset							
\$0018	Timer Register High (TRH) <i>See page 112.</i>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Reset initializes TRH to \$FF							
\$0019	Timer Register Low (TRL) <i>See page 112.</i>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Reset initializes TRL to \$FC							
\$001A	Alternate Timer Register High (ATRH) <i>See page 113.</i>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Reset initializes ATRH to \$FF							
\$001B	Alternate Timer Register Low (ATRL) <i>See page 113.</i>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Reset initializes ATRL to \$FC							
\$001C	EPROM Programming Register (EPROG) <i>See page 38.</i>	Read:	0	0	0	0	0	LATCH	0	EPGM
		Write:	R	R	R	R	R		R	
		Reset:	Unaffected by reset							

= Unimplemented     
 R = Reserved     
 U = Unaffected

**Figure 3-2. I/O Register Summary (Sheet 3 of 4)**

Memory

Addr.	Name		Bit 7	6	5	4	3	2	1	Bit 0	
\$001D	ADC Data Register (ADDR) <i>See page 136.</i>	Read:	Bit 7	6	5	4	3	2	1	Bit 0	
		Write:									
		Reset:	Unaffected by reset								
\$001E	ADC Status/Control Register (ADSCR) <i>See page 134.</i>	Read:	CCF	ADRC	ADON	0	0	CH2	CH1	CH0	
		Write:									
		Reset:	0	0	0	0	0	0	0	0	
\$001F	Reserved	Read:	R	R	R	R	R	R	R	R	
\$0900	Mask Option Register (MOR) <i>See page 42.</i>	Read:	0	0	0	0	0	SIOP	IRQ	COPE	
		Write:									
		Reset:	Unaffected by reset								
\$1FF0	COP Register (COPR) <i>See page 97.</i>	Read:	R	R	R	R	R	R	R	COPC	
		Write:									
		Reset:	Unaffected by reset								

= Unimplemented      R = Reserved      U = Unaffected

Figure 3-2. I/O Register Summary (Sheet 4 of 4)

### 3.5 RAM

The 128 addresses from \$0080–\$00FF are RAM locations. The CPU uses the top 64 RAM addresses, \$00C0–\$00FF, as the stack. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements when the CPU stores a byte on the stack and increments when the CPU retrieves a byte from the stack.

**NOTE:** *Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.*

### 3.6 EPROM/OTPROM

An MCU with a quartz window has 2104 bytes of erasable, programmable ROM (EPROM). The quartz window allows EPROM erasure with ultraviolet light.

**NOTE:** *Keep the quartz window covered with an opaque material except when programming the MCU. Ambient light may affect MCU operation.*

In an MCU without the quartz window, the EPROM cannot be erased and serves as 2104 bytes of one-time programmable ROM (OTPROM). The following addresses are user EPROM/OTPROM locations:

- \$0020–\$004F
- \$0100–\$08FF
- \$1FF8–\$1FFF (reserved for user-defined interrupt and reset vectors)

The mask option register (MOR) is an EPROM/OTPROM location at address \$0900.

#### 3.6.1 EPROM/OTPROM Programming

The two ways to program the EPROM/OTPROM are:

- Manipulating the control bits in the EPROM programming register to program the EPROM/OTPROM on a byte-by-byte basis
- Activating the bootloader ROM to download the contents of an external memory device to the on-chip EPROM/OTPROM

3.6.1.1 EPROM Programming Register

The EPROM programming register contains the control bits for programming the EPROM/OTPROM.

\$001C	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	0	0	0	0	LATCH	0	EPGM
Write:	R	R	R	R	R		R	
Reset:	0	0	0	0	0	0	0	0

R = Reserved

**Figure 3-3. EPROM Programming Register (EPROG)**

**LATCH — EPROM Bus Latch**

This read/write bit latches the address and data buses for EPROM/OTPROM programming. Clearing the LATCH bit automatically clears the EPGM bit. EPROM/OTPROM data cannot be read while the LATCH bit is set. Resets clear the LATCH bit.

- 1 = Address and data buses configured for EPROM/OTPROM programming
- 0 = Address and data buses configured for normal operation

**EPGM bit— EPROM Programming**

This read/write bit applies the voltage from the  $\overline{IRQ}/V_{PP}$  pin to the EPROM/OTPROM. To write the EPGM bit, the LATCH bit must already be set. Clearing the LATCH bit also clears the EPGM bit. Resets clear the EPGM bit.

- 1 = EPROM/OTPROM programming power switched on
- 0 = EPROM/OTPROM programming power switched off

**NOTE:** *Writing logic ones to both the LATCH and EPGM bits with a single instruction sets LATCH and clears EPGM. LATCH must be set first by a separate instruction.*

**Bits 7–3 and Bit 1— Reserved**

Bits 7–3 and bit 1 are factory test bits that always read as logic zeros.

Take the following steps to program a byte of EPROM/OTPROM:

1. Apply 16.5 V to the  $\overline{\text{IRQ}}/V_{\text{PP}}$  pin.
2. Set the LATCH bit.
3. Write to any EPROM/OTPROM address.
4. Set the EPGM bit for a time,  $t_{\text{EPGM}}$ , to apply the programming voltage.
5. Clear the LATCH bit.

### 3.6.1.2 Bootloader ROM

The bootloader ROM, located at addresses \$1F00–\$1FEF, contains routines for copying an external EPROM to the on-chip EPROM/OTPROM.

The bootloader copies to the following EPROM/OTPROM addresses:

- \$0020–\$004F
- \$0100–\$0900
- \$1FF0–\$1FFF

The addresses of the code in the external EPROM must match the MC68HC705P9 addresses. The bootloader ignores all other addresses.

**Figure 3-4** shows the circuit for downloading to the on-chip EPROM/OTPROM from a 2764 EPROM. The bootloader circuit includes an external 12-bit counter to address the external EPROM. Operation is fastest when unused external EPROM addresses contain \$00. The bootloader function begins when a rising edge occurs on the  $\overline{\text{RESET}}$  pin while the  $V_{\text{PP}}$  voltage is on the  $\overline{\text{IRQ}}/V_{\text{PP}}$  pin, and the PD7/TCAP pin is at logic one.




Figure 3-4. Bootloader Circuit

The logical states of the PC4/AN2 and PC3/AN3 pins select the bootloader function, as [Table 3-1](#) shows.

Table 3-1. Bootloader Function Selection

PC4/AN2	PC3/AN3	Function
1	1	Program and verify
1	0	Verify only



Complete the following steps to bootload the MCU:

1. Turn off all power to the circuit.
2. Install the EPROM containing the code to be downloaded.
3. Install the MCU.
4. Select the bootloader function:
  - a. Open switches S2 and S3 to select the program and verify function.
  - b. Open only switch S2 to select only the verify function.
5. Close switch S1.
6. Turn on the  $V_{DD}$  power supply.

**CAUTION:** Turn on the  $V_{DD}$  power supply **before** turning on the  $V_{PP}$  power supply.

7. Turn on the  $V_{PP}$  power supply.
8. Open switch S1. The bootloader code begins to execute. If the PROGRAM function is selected, the PROGRAM LED turns on during programming. If the VERIFY function is selected, the VERIFY LED turns on when verification is successful. The PROGRAM and VERIFY functions take about 10 seconds.
9. Close switch S1.
10. Turn off the  $V_{PP}$  power supply.

**CAUTION:** Turn off the  $V_{PP}$  power supply **before** turning off the  $V_{DD}$  power supply.

11. Turn off the  $V_{DD}$  power supply.

### 3.6.2 EPROM Erasing

The erased state of an EPROM bit is zero. Erase the EPROM by exposing it to  $15 \text{ Ws/cm}^2$  of ultraviolet light with a wavelength of 2537 angstroms. Position the ultraviolet light source one inch from the EPROM. Do not use a shortwave filter.

Cerdip packages have a transparent window for erasing the EPROM with ultraviolet light. In the windowless PDIP and SOIC packages, the 2104 EPROM bytes function as one-time programmable ROM (OTPROM).

### 3.7 Mask Option Register

The mask option register (MOR) is an EPROM/OTEPROM byte that is programmable only with the bootloader function. The MOR controls:

- LSB first or MSB first SIOP data transfer
- Edge-triggered or edge- and level-triggered external interrupt pin
- Enabled or disabled COP watchdog

To program the MOR, use the 5-step procedure given in [3.6.1.1 EPROM Programming Register](#). Write to address \$0900 in step 3.

\$0900	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	0	0	0	0	SIOP	IRQ	COPE
Write:								
Reset:	Unaffected by reset							
Erased:	0	0	0	0	0	0	0	0

= Unimplemented

**Figure 3-5. Mask Option Register (MOR)**

#### SIOP — Serial I/O Port

The SIOP bit controls the shift direction into and out of the SIOP shift register.

- 1 = SIOP data transferred LSB first (bit 0 first)
- 0 = SIOP data transferred MSB first (bit 7 first)

#### IRQ — Interrupt Request

The IRQ bit makes the external interrupt function of the  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin level-triggered as well as edge-triggered.

- 1 =  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin negative-edge triggered and low-level triggered
- 0 =  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin negative-edge triggered only

#### COPE — COP Enable

COPE enables the COP watchdog. In applications that have wait cycles longer than the COP watchdog timeout period, the COP watchdog can be disabled by not programming the COPE bit to logic one.

- 1 = COP watchdog enabled
- 0 = COP watchdog disabled

## Section 4. Central Processor Unit (CPU)

### 4.1 Contents

4.2	Features . . . . .	44
4.3	Introduction . . . . .	44
4.4	CPU Control Unit . . . . .	44
4.5	Arithmetic/Logic Unit . . . . .	45
4.6	CPU Registers . . . . .	46
4.6.1	Accumulator . . . . .	46
4.6.2	Index Register . . . . .	46
4.6.3	Stack Pointer . . . . .	47
4.6.4	Program Counter . . . . .	48
4.6.5	Condition Code Register . . . . .	48
4.7	Instruction Set . . . . .	49
4.7.1	Addressing Modes . . . . .	50
4.7.1.1	Inherent . . . . .	50
4.7.1.2	Immediate . . . . .	50
4.7.1.3	Direct . . . . .	50
4.7.1.4	Extended . . . . .	51
4.7.1.5	Indexed, No Offset . . . . .	51
4.7.1.6	Indexed, 8-Bit Offset . . . . .	51
4.7.1.7	Indexed, 16-Bit Offset . . . . .	52
4.7.1.8	Relative . . . . .	52
4.7.2	Instruction Types . . . . .	52
4.7.2.1	Register/Memory Instructions . . . . .	53
4.7.2.2	Read-Modify-Write Instructions . . . . .	54
4.7.2.3	Jump/Branch Instructions . . . . .	55
4.7.2.4	Bit Manipulation Instructions . . . . .	56
4.7.2.5	Control Instructions . . . . .	57
4.7.3	Instruction Set Summary . . . . .	58
4.8	Opcode Map . . . . .	63

## Central Processor Unit (CPU)

### 4.2 Features

Features include:


- 2.1-MHz bus frequency
- 8-bit accumulator
- 8-bit index register
- 13-bit program counter
- 6-bit stack pointer
- Condition code register with five status flags
- 62 instructions
- Eight addressing modes
- Power-saving stop, wait, and data-retention modes

### 4.3 Introduction

The central processor unit (CPU) consists of a CPU control unit, an arithmetic/logic unit (ALU), and five CPU registers. The CPU control unit fetches and decodes instructions. The ALU executes the instructions. The CPU registers contain data, addresses, and status bits that reflect the results of CPU operations.

### 4.4 CPU Control Unit

The CPU control unit fetches and decodes instructions during program operation. The control unit selects the memory locations to read and write and coordinates the timing of all CPU operations.



**Figure 4-1. CPU Programming Model**

## 4.5 Arithmetic/Logic Unit

The arithmetic/logic unit (ALU) performs the arithmetic, logic, and manipulation operations decoded from the instruction set by the CPU control unit. The ALU produces the results called for by the program and sets or clears status and control bits in the condition code register (CCR).

## 4.6 CPU Registers


The M68HC05 CPU contains five registers that control and monitor MCU operation:

- Accumulator
- Index register
- Stack pointer
- Program counter
- Condition code register

CPU registers are not memory mapped.

### 4.6.1 Accumulator


The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and the results of arithmetic and logic operations.



**Figure 4-2. Accumulator (A)**

### 4.6.2 Index Register


The index register can be used for data storage or as a counter. In the indexed addressing modes, the CPU uses the byte in the index register to determine the effective address of the operand.



**Figure 4-3. Index Register (X)**

### 4.6.3 Stack Pointer

The stack pointer is a 16-bit register that contains the address of the next stack location to be used. During a reset or after the reset stack pointer instruction (RSP), the stack pointer is preset to \$00FF. The address in the stack pointer decrements after a byte is stacked and increments before a byte is unstacked.



**Figure 4-4. Stack Pointer (SP)**

The 10 most significant bits of the stack pointer are permanently fixed at 0000000011, so the stack pointer produces addresses from \$00C0 to \$00FF. If subroutines and interrupts use more than 64 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine uses two stack locations; an interrupt uses five locations.

Central Processor Unit (CPU)

4.6.4 Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched. The three most significant bits of the program counter are ignored internally and appear as 000.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.




Figure 4-5. Program Counter (PC)

4.6.5 Condition Code Register

The condition code register is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four flags that indicate the results of the instruction just executed.




Figure 4-6. Condition Code Register (CCR)

H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an ADD or ADC operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations.



### I — Interrupt Mask

Setting the interrupt mask disables interrupts. If an interrupt request occurs while the interrupt mask is logic zero, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is set, the interrupt request is latched. Normally, the CPU processes the latched interrupt as soon as the interrupt mask is cleared again.

A return from interrupt (RTI) instruction pulls the CPU registers from the stack, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can be cleared only by a software instruction.

### N — Negative Flag

The CPU sets the negative flag when an arithmetic operation, logical operation, or data manipulation produces a negative result.

### Z — Zero Flag

The CPU sets the zero flag when an arithmetic operation, logical operation, or data manipulation produces a result of \$00.

### C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag.

## 4.7 Instruction Set

The MCU instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

## Central Processor Unit (CPU)

### 4.7.1 Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

#### 4.7.1.1 *Inherent*

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

#### 4.7.1.2 *Immediate*

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

#### 4.7.1.3 *Direct*

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

#### 4.7.1.4 *Extended*

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

#### 4.7.1.5 *Indexed, No Offset*

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

#### 4.7.1.6 *Indexed, 8-Bit Offset*

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the *k*th element in an *n*-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The *k* value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

## Central Processor Unit (CPU)

### 4.7.1.7 Indexed, 16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

### 4.7.1.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of  $-128$  to  $+127$  bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset, because the assembler determines the proper offset and verifies that it is within the span of the branch.

## 4.7.2 Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory Instructions
- Read-Modify-Write Instructions
- Jump/Branch Instructions
- Bit Manipulation Instructions
- Control Instructions

4.7.2.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

**Table 4-1. Register/Memory Instructions**

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	CPX
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB

4.7.2.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

**NOTE:** Do not use read-modify-write operations on write-only registers.

**Table 4-2. Read-Modify-Write Instructions**

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR <sup>(1)</sup>
Bit Set	BSET <sup>(1)</sup>
Clear Register	CLR
Complement (One's Complement)	COM
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST <sup>(2)</sup>

1. Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.
2. TST is an exception to the read-modify-write sequence because it does not write a replacement value.

### 4.7.2.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from -128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

**Table 4-3. Jump and Branch Instructions**

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS
Branch if $\overline{\text{IRQ}}$ Pin High	BIH
Branch if $\overline{\text{IRQ}}$ Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS

Continued on next page

**Table 4-3. Jump and Branch Instructions (Continued)**

Instruction	Mnemonic
Branch if Interrupt Mask Clear	BMC
Branch if Minus	BMI
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

#### 4.7.2.4 Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

**Table 4-4. Bit Manipulation Instructions**

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET



4.7.2.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

**Table 4-5. Control Instructions**

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable $\overline{\text{IRQ}}$ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

**Central Processor Unit (CPU)**
**4.7.3 Instruction Set Summary**
**Table 4-6. Instruction Set Summary (Sheet 1 of 6)**



Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	†	—	†	†	†	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9 F9	ii dd hh ll ee ff ff	2 3 4 5 4 3
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	$A \leftarrow (A) + (M)$	†	—	†	†	†	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	ii dd hh ll ee ff ff	2 3 4 5 4 3
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \wedge (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh ll ee ff ff	2 3 4 5 4 3
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)		—	—	†	†	†	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right		—	—	†	†	†	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? C = 0$	—	—	—	—	—	REL	24	rr	3
BCLR n opr	Clear Bit n	$M_n \leftarrow 0$	—	—	—	—	—	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	11 13 15 17 19 1B 1D 1F	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	$PC \leftarrow (PC) + 2 + rel ? C = 1$	—	—	—	—	—	REL	25	rr	3
BEQ rel	Branch if Equal	$PC \leftarrow (PC) + 2 + rel ? Z = 1$	—	—	—	—	—	REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel ? H = 0$	—	—	—	—	—	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	$PC \leftarrow (PC) + 2 + rel ? H = 1$	—	—	—	—	—	REL	29	rr	3
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel ? C \vee Z = 0$	—	—	—	—	—	REL	22	rr	3
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel ? C = 0$	—	—	—	—	—	REL	24	rr	3
BIH rel	Branch if IRQ Pin High	$PC \leftarrow (PC) + 2 + rel ? IRQ = 1$	—	—	—	—	—	REL	2F	rr	3

Table 4-6. Instruction Set Summary (Sheet 2 of 6)




Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
BIL <i>rel</i>	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel ? IRQ = 0$	—	—	—	—	—	REL	2E	rr	3
BIT # <i>opr</i> BIT <i>opr</i> BIT <i>opr</i> BIT <i>opr,X</i> BIT <i>opr,X</i> BIT , <i>X</i>	Bit Test Accumulator with Memory Byte	$(A) \wedge (M)$	—	—	†	†	—	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh ll ee ff ff	2 3 4 5 4 3
BLO <i>rel</i>	Branch if Lower (Same as BCS)	$PC \leftarrow (PC) + 2 + rel ? C = 1$	—	—	—	—	—	REL	25	rr	3
BLS <i>rel</i>	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel ? C \vee Z = 1$	—	—	—	—	—	REL	23	rr	3
BMC <i>rel</i>	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + rel ? I = 0$	—	—	—	—	—	REL	2C	rr	3
BMI <i>rel</i>	Branch if Minus	$PC \leftarrow (PC) + 2 + rel ? N = 1$	—	—	—	—	—	REL	2B	rr	3
BMS <i>rel</i>	Branch if Interrupt Mask Set	$PC \leftarrow (PC) + 2 + rel ? I = 1$	—	—	—	—	—	REL	2D	rr	3
BNE <i>rel</i>	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel ? Z = 0$	—	—	—	—	—	REL	26	rr	3
BPL <i>rel</i>	Branch if Plus	$PC \leftarrow (PC) + 2 + rel ? N = 0$	—	—	—	—	—	REL	2A	rr	3
BRA <i>rel</i>	Branch Always	$PC \leftarrow (PC) + 2 + rel ? 1 = 1$	—	—	—	—	—	REL	20	rr	3
BRCLR <i>n opr rel</i>	Branch if Bit n Clear	$PC \leftarrow (PC) + 2 + rel ? Mn = 0$	—	—	—	—	†	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	01 03 05 07 09 0B 0D 0F	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BRN <i>rel</i>	Branch Never	$PC \leftarrow (PC) + 2 + rel ? 1 = 0$	—	—	—	—	—	REL	21	rr	3
BRSET <i>n opr rel</i>	Branch if Bit n Set	$PC \leftarrow (PC) + 2 + rel ? Mn = 1$	—	—	—	—	†	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	00 02 04 06 08 0A 0C 0E	dd rr dd rr dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5 5 5
BSET <i>n opr</i>	Set Bit n	$Mn \leftarrow 1$	—	—	—	—	—	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	10 12 14 16 18 1A 1C 1E	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5
BSR <i>rel</i>	Branch to Subroutine	$PC \leftarrow (PC) + 2$ ; push (PCL) $SP \leftarrow (SP) - 1$ ; push (PCH) $SP \leftarrow (SP) - 1$ $PC \leftarrow (PC) + rel$	—	—	—	—	—	REL	AD	rr	6
CLC	Clear Carry Bit	$C \leftarrow 0$	—	—	—	—	0	INH	98		2
CLI	Clear Interrupt Mask	$I \leftarrow 0$	—	0	—	—	—	INH	9A		2

Central Processor Unit (CPU)

Table 4-6. Instruction Set Summary (Sheet 3 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
CLR <i>opr</i> CLRA CLR X CLR <i>opr</i> ,X CLR ,X	Clear Byte	M ← \$00 A ← \$00 X ← \$00 M ← \$00 M ← \$00	—	—	0	1	—	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 3 6 5
CMP # <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> CMP <i>opr</i> ,X CMP <i>opr</i> ,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	—	—	↑	↑	↑	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1 F1	ii dd hh ll ee ff ff	2 3 4 5 4 3
COM <i>opr</i> COMA COM X COM <i>opr</i> ,X COM ,X	Complement Byte (One's Complement)	M ← (M̄) = \$FF – (M) A ← (Ā) = \$FF – (A) X ← (X̄) = \$FF – (X) M ← (M̄) = \$FF – (M) M ← (M̄) = \$FF – (M)	—	—	↑	↑	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX # <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> CPX <i>opr</i> ,X CPX <i>opr</i> ,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)	—	—	↑	↑	↑	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh ll ee ff ff	2 3 4 5 4 3
DEC <i>opr</i> DECA DEC X DEC <i>opr</i> ,X DEC ,X	Decrement Byte	M ← (M) – 1 A ← (A) – 1 X ← (X) – 1 M ← (M) – 1 M ← (M) – 1	—	—	↑	↑	—	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 3 6 5
EOR # <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> EOR <i>opr</i> ,X EOR <i>opr</i> ,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	A ← (A) ⊕ (M)	—	—	↑	↑	—	IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh ll ee ff ff	2 3 4 5 4 3
INC <i>opr</i> INCA INC X INC <i>opr</i> ,X INC ,X	Increment Byte	M ← (M) + 1 A ← (A) + 1 X ← (X) + 1 M ← (M) + 1 M ← (M) + 1	—	—	↑	↑	—	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 3 6 5
JMP <i>opr</i> JMP <i>opr</i> JMP <i>opr</i> ,X JMP <i>opr</i> ,X JMP ,X	Unconditional Jump	PC ← Jump Address	—	—	—	—	—	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh ll ee ff ff	2 3 4 3 2

**Table 4-6. Instruction Set Summary (Sheet 4 of 6)**

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
JSR <i>opr</i> JSR <i>opr</i> JSR <i>opr</i> ,X JSR <i>opr</i> ,X JSR ,X	Jump to Subroutine	PC ← (PC) + n (n = 1, 2, or 3) Push (PCL); SP ← (SP) – 1 Push (PCH); SP ← (SP) – 1 PC ← Effective Address	—	—	—	—	—	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh ll ee ff ff	5 6 7 6 5
LDA # <i>opr</i> LDA <i>opr</i> LDA <i>opr</i> LDA <i>opr</i> ,X LDA <i>opr</i> ,X LDA ,X	Load Accumulator with Memory Byte	A ← (M)	—	—	↑	↑	—	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh ll ee ff ff	2 3 4 5 4 3
LDX # <i>opr</i> LDX <i>opr</i> LDX <i>opr</i> LDX <i>opr</i> ,X LDX <i>opr</i> ,X LDX ,X	Load Index Register with Memory Byte	X ← (M)	—	—	↑	↑	—	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh ll ee ff ff	2 3 4 5 4 3
LSL <i>opr</i> LSLA LSLX LSL <i>opr</i> ,X LSL ,X	Logical Shift Left (Same as ASL)		—	—	↑	↑	↑	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR <i>opr</i> LSRA LSRX LSR <i>opr</i> ,X LSR ,X	Logical Shift Right		—	—	0	↑	↑	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 3 6 5
MUL	Unsigned Multiply	X : A ← (X) × (A)	0	—	—	—	0	INH	42		11
NEG <i>opr</i> NEGA NEGX NEG <i>opr</i> ,X NEG ,X	Negate Byte (Two's Complement)	M ← -(M) = \$00 - (M) A ← -(A) = \$00 - (A) X ← -(X) = \$00 - (X) M ← -(M) = \$00 - (M) M ← -(M) = \$00 - (M)	—	—	↑	↑	↑	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 3 6 5
NOP	No Operation		—	—	—	—	—	INH	9D		2
ORA # <i>opr</i> ORA <i>opr</i> ORA <i>opr</i> ORA <i>opr</i> ,X ORA <i>opr</i> ,X ORA ,X	Logical OR Accumulator with Memory	A ← (A) ∨ (M)	—	—	↑	↑	—	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh ll ee ff ff	2 3 4 5 4 3
ROL <i>opr</i> ROLA ROLX ROL <i>opr</i> ,X ROL ,X	Rotate Byte Left through Carry Bit		—	—	↑	↑	↑	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5

**Central Processor Unit (CPU)**
**Table 4-6. Instruction Set Summary (Sheet 5 of 6)**


Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
ROR <i>opr</i> RORA RORX ROR <i>opr,X</i> ROR ,X	Rotate Byte Right through Carry Bit		—	—	↑	↑	↑	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	SP ← \$00FF	—	—	—	—	—	INH	9C		2
RTI	Return from Interrupt	SP ← (SP) + 1; Pull (CCR) SP ← (SP) + 1; Pull (A) SP ← (SP) + 1; Pull (X) SP ← (SP) + 1; Pull (PCH) SP ← (SP) + 1; Pull (PCL)	↑	↑	↑	↑	↑	INH	80		9
RTS	Return from Subroutine	SP ← (SP) + 1; Pull (PCH) SP ← (SP) + 1; Pull (PCL)	—	—	—	—	—	INH	81		6
SBC # <i>opr</i> SBC <i>opr</i> SBC <i>opr,X</i> SBC <i>opr,X</i> SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	A ← (A) – (M) – (C)	—	—	↑	↑	↑	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh ll ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	—	—	—	—	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	—	1	—	—	—	INH	9B		2
STA <i>opr</i> STA <i>opr</i> STA <i>opr,X</i> STA <i>opr,X</i> STA ,X	Store Accumulator in Memory	M ← (A)	—	—	↑	↑	—	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh ll ee ff ff	4 5 6 5 4
STOP	Stop Oscillator and Enable IRQ Pin		—	0	—	—	—	INH	8E		2
STX <i>opr</i> STX <i>opr</i> STX <i>opr,X</i> STX <i>opr,X</i> STX ,X	Store Index Register In Memory	M ← (X)	—	—	↑	↑	—	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh ll ee ff ff	4 5 6 5 4
SUB # <i>opr</i> SUB <i>opr</i> SUB <i>opr</i> SUB <i>opr,X</i> SUB <i>opr,X</i> SUB ,X	Subtract Memory Byte from Accumulator	A ← (A) – (M)	—	—	↑	↑	↑	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh ll ee ff ff	2 3 4 5 4 3
SWI	Software Interrupt	PC ← (PC) + 1; Push (PCL) SP ← (SP) – 1; Push (PCH) SP ← (SP) – 1; Push (X) SP ← (SP) – 1; Push (A) SP ← (SP) – 1; Push (CCR) SP ← (SP) – 1; I ← 1 PCH ← Interrupt Vector High Byte PCL ← Interrupt Vector Low Byte	—	1	—	—	—	INH	83		10

Table 4-6. Instruction Set Summary (Sheet 6 of 6)

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			H	I	N	Z	C				
TAX	Transfer Accumulator to Index Register	$X \leftarrow (A)$	—	—	—	—	—	INH	97		2
TST <i>opr</i> TSTA TSTX TST <i>opr</i> ,X TST ,X	Test Memory Byte for Negative or Zero	$(M) - \$00$	—	—	†	†	—	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd  ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	$A \leftarrow (X)$	—	—	—	—	—	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		—	†	—	—	—	INH	8F		2

- |       |   |            |                                      |
|-------|---|------------|--------------------------------------|
| A     | Accumulator   | <i>opr</i> | Operand (one or two bytes)           |
| C     | Carry/borrow flag   | PC         | Program counter                      |
| CCR   | Condition code register   | PCH        | Program counter high byte            |
| dd    | Direct address of operand   | PCL        | Program counter low byte             |
| dd rr | Direct address of operand and relative offset of branch instruction | REL        | Relative addressing mode             |
| DIR   | Direct addressing mode  | <i>rel</i> | Relative program counter offset byte |
| ee ff | High and low bytes of offset in indexed, 16-bit offset addressing   | rr         | Relative program counter offset byte |
| EXT   | Extended addressing mode  | SP         | Stack pointer                        |
| ff    | Offset byte in indexed, 8-bit offset addressing                     | X          | Index register                       |
| H     | Half-carry flag   | Z          | Zero flag                            |
| hh ll | High and low bytes of operand address in extended addressing        | #          | Immediate value                      |
| I     | Interrupt mask  | ^          | Logical AND                          |
| ii    | Immediate operand byte  | v          | Logical OR                           |
| IMM   | Immediate addressing mode   | ⊕          | Logical EXCLUSIVE OR                 |
| INH   | Inherent addressing mode  | ( )        | Contents of                          |
| IX    | Indexed, no offset addressing mode                                  | -( )       | Negation (two's complement)          |
| IX1   | Indexed, 8-bit offset addressing mode                               | ←          | Loaded with                          |
| IX2   | Indexed, 16-bit offset addressing mode                              | ?          | If                                   |
| M     | Memory location   | :          | Concatenated with                    |
| N     | Negative flag   | †          | Set or cleared                       |
| n     | Any bit   | —          | Not affected                         |

## 4.8 Opcode Map

See [Table 4-7](#).

**Central Processor Unit (CPU)**
**Table 4-7. Opcode Map**

MSB LSB	Bit Manipulation		Branch		Read-Modify-Write			Control			Register/Memory							
	DIR	DIR	REL	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	MSB LSB
0	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 NEG IX11	5 NEG IX1	8	9	A	B	C	D	E	F	0
1	5 DIR2	5 DIR2	3 REL2	3 REL2						6 INH1		2 IMM2	3 DIR3	4 EXT3	5 SUB IX22	4 SUB IX11	3 SUB IX	1
2	5 DIR2	5 DIR2	3 REL2	3 REL2								2 IMM2	3 DIR3	4 EXT3	5 SBC IX22	4 SBC IX11	3 SBC IX	2
3	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 COM IX11	5 COM IX1	10 INH1		2 IMM2	3 DIR3	4 EXT3	5 CPX IX22	4 CPX IX11	3 CPX IX	3
4	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 LSR IX11	5 LSR IX			2 IMM2	3 DIR3	4 EXT3	5 AND IX22	4 AND IX11	3 AND IX	4
5	5 DIR2	5 DIR2	3 REL2	3 REL2								2 IMM2	3 DIR3	4 EXT3	5 BIT IX22	4 BIT IX11	3 BIT IX	5
6	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 ROR IX11	5 ROR IX			2 IMM2	3 DIR3	4 EXT3	5 LDA IX22	4 LDA IX11	3 LDA IX	6
7	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 ASR IX11	5 ASR IX		2 INH1		2 DIR3	3 EXT3	4 STA IX22	5 STA IX11	4 STA IX	7
8	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 ASL/SL IX11	5 ASL/SL IX			2 IMM2	3 DIR3	4 EXT3	5 EOR IX22	4 EOR IX11	3 EOR IX	8
9	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 ROL IX11	5 ROL IX			2 IMM2	3 DIR3	4 EXT3	5 ADC IX22	4 ADC IX11	3 ADC IX	9
A	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 DEC IX11	5 DEC IX			2 IMM2	3 DIR3	4 EXT3	5 ORA IX22	4 ORA IX11	3 ORA IX	A
B	5 DIR2	5 DIR2	3 REL2	3 REL2								2 IMM2	3 DIR3	4 EXT3	5 ADD IX22	4 ADD IX11	3 ADD IX	B
C	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 INC IX11	5 INC IX				2 DIR3	3 EXT3	4 JMP IX22	3 JMP IX11	2 JMP IX	C
D	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 TST IX11	5 TST IX			2 IMM2	3 DIR3	4 EXT3	5 JSR IX22	6 JSR IX11	5 JSR IX	D
E	5 DIR2	5 DIR2	3 REL2	3 REL2						2 INH1		2 IMM2	3 DIR3	4 EXT3	5 LDX IX22	4 LDX IX11	3 LDX IX	E
F	5 DIR2	5 DIR2	3 REL2	3 REL2	5 DIR1	3 INH1	3 INH1	6 CLR IX11	5 CLR IX		2 INH1		2 DIR3	3 EXT3	4 STX IX22	5 STX IX11	4 STX IX	F

MSB LSB	MSB LSB
0	0
3	3
5	5

INH = Inherent  
 IMM = Immediate  
 DIR = Direct  
 EXT = Extended

REL = Relative  
 IX = Indexed, No Offset  
 IX1 = Indexed, 8-Bit Offset  
 IX2 = Indexed, 16-Bit Offset

MSB of Opcode in Hexadecimal  
 Number of Cycles  
 Opcode Mnemonic  
 Number of Bytes/Addressing Mode



## Section 5. Resets and Interrupts

### 5.1 Contents

5.2	Resets . . . . .	66
5.2.1	Power-On Reset . . . . .	66
5.2.2	External Reset . . . . .	67
5.2.3	COP Watchdog Reset . . . . .	68
5.3	Low-Voltage Protection . . . . .	68
5.4	Interrupts . . . . .	68
5.4.1	Software Interrupt . . . . .	69
5.4.2	External Interrupt . . . . .	69
5.4.3	Timer Interrupts . . . . .	71
5.4.3.1	Input Capture Interrupt . . . . .	71
5.4.3.2	Output Compare Interrupt . . . . .	71
5.4.3.3	Timer Overflow Interrupt . . . . .	71
5.4.4	Interrupt Processing . . . . .	72

## 5.2 Resets

A reset immediately stops the operation of the instruction being executed, initializes certain control bits, and loads the program counter with a user-defined reset vector address. The following sources can generate resets:

- Power-on reset (POR) circuit
- $\overline{\text{RESET}}$  pin
- COP watchdog





Figure 5-1. Reset Sources

### 5.2.1 Power-On Reset

A positive transition on the  $V_{DD}$  pin generates a power-on reset.

**NOTE:** *The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.*

A  $4064 t_{CYC}$  (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If the  $\overline{\text{RESET}}$  pin is at logic zero at the end of  $4064 t_{CYC}$ , the MCU remains in the reset condition until the signal on the  $\overline{\text{RESET}}$  pin goes to logic one.




Notes:

1. Power-on reset threshold is typically between 1 V and 2 V.
2. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 5-2. Power-On Reset Timing

5.2.2 External Reset

A logic zero applied to the  $\overline{\text{RESET}}$  pin for one and one-half  $t_{\text{CYC}}$  generates an external reset. A Schmitt trigger senses the logic level at the  $\overline{\text{RESET}}$  pin.



Notes:

1. Internal clock, internal address bus, and internal data bus are not available externally.
2. The next rising edge of the internal clock after the rising edge of  $\overline{\text{RESET}}$  initiates the reset sequence.

Figure 5-3. External Reset Timing

Table 5-1. External Reset Timing

Characteristic	Symbol	Min	Max	Unit
$\overline{\text{RESET}}$ Pulse Width	$t_{\text{RL}}$	1.5	—	$t_{\text{CYC}}$

### 5.2.3 COP Watchdog Reset

A timeout of the COP watchdog generates a COP reset. The COP watchdog is part of a software error detection system and must be cleared periodically to start a new timeout period. To clear the COP watchdog and prevent a COP reset, write a logic zero to bit 0 (COPC) of the COP register at location \$1FF0.

## 5.3 Low-Voltage Protection

A drop in power supply voltage below the minimum operating  $V_{DD}$  voltage is called a brownout condition. A brownout while the MCU is in a non-reset state can corrupt MCU operation and necessitate a power-on reset to resume operation.

The best protection against brownout is an undervoltage sensing circuit that pulls the  $\overline{\text{RESET}}$  pin low when it detects a low-power supply voltage. The undervoltage sensing circuit may be made of discrete components or an integrated circuit can be used.

For information about brownout and the COP watchdog, see [Section 8. Computer Operating Properly Watchdog \(COP\)](#).

## 5.4 Interrupts

The following sources can generate interrupts:

- SWI instruction
- $\overline{\text{IRQ}}/V_{PP}$  pin
- Capture/compare timer

An interrupt temporarily stops normal program execution to process a particular event. An interrupt does not stop the operation of the instruction being executed, but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the CPU registers on the stack and loads the program counter with a user-defined interrupt vector address.

### 5.4.1 Software Interrupt

The software interrupt (SWI) instruction causes a non-maskable interrupt.

### 5.4.2 External Interrupt

An interrupt signal on the  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin latches an external interrupt request. When the CPU completes its current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code register. If the I bit is clear, the CPU then begins the interrupt sequence.

The CPU clears the IRQ latch during interrupt processing, so that another interrupt signal on the  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin can latch another interrupt request during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request. [Figure 5-4](#) shows the  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin interrupt logic.




Figure 5-4. External Interrupt Logic

Setting the I bit in the condition code register disables external interrupts.

Interrupt triggering sensitivity of the  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin is a programmable option. The  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin can be negative-edge triggered or negative-edge- and low-level triggered. The level-sensitive triggering option allows multiple external interrupt sources to be wire-ORed to the

$\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin. An external interrupt request, shown in **Figure 5-5**, is latched as long as any source is holding the  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin low.




Figure 5-5. External Interrupt Timing

Table 5-2. External Interrupt Timing ( $V_{\text{DD}} = 5.0 \text{ Vdc}$ )<sup>(1)</sup>

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	$t_{\text{ILIH}}$	125	—	ns
Interrupt Pulse Period	$t_{\text{ILIL}}$	Note <sup>(2)</sup>	—	$t_{\text{CYC}}$

- $V_{\text{DD}} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{\text{SS}} = 0 \text{ Vdc}$ ,  $T_{\text{A}} = T_{\text{L}}$  to  $T_{\text{H}}$
- The minimum  $t_{\text{ILIL}}$  should not be less than the number of interrupt service routine cycles plus  $19 t_{\text{CYC}}$ .

Table 5-3. External Interrupt Timing ( $V_{\text{DD}} = 3.3 \text{ Vdc}$ )<sup>(1)</sup>

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	$t_{\text{ILIH}}$	250	—	ns
Interrupt Pulse Period	$t_{\text{ILIL}}$	Note <sup>(2)</sup>	—	$t_{\text{CYC}}$

- $V_{\text{DD}} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{\text{SS}} = 0 \text{ Vdc}$ ,  $T_{\text{A}} = T_{\text{L}}$  to  $T_{\text{H}}$
- The minimum  $t_{\text{ILIL}}$  should not be less than the number of interrupt service routine cycles plus  $19 t_{\text{CYC}}$ .

### 5.4.3 Timer Interrupts

The capture/compare timer can generate the following interrupts:

- Input capture interrupt
- Output compare interrupt
- Timer overflow interrupt

Setting the I bit in the condition code register disables timer interrupts.

#### 5.4.3.1 Input Capture Interrupt

An input capture interrupt request occurs if the input capture flag, ICF, becomes set while the input capture interrupt enable bit, ICIE, is also set. ICF is in the timer status register, and ICIE is in the timer control register.

#### 5.4.3.2 Output Compare Interrupt

An output compare interrupt request occurs if the output compare flag, OCF, becomes set while the output compare interrupt enable bit, OCIE, is also set. OCF is in the timer status register, and OCIE is in the timer control register.

#### 5.4.3.3 Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag, TOF, becomes set while the timer overflow interrupt enable bit, TOIE, is also set. TOF is in the timer status register, and TOIE is in the timer control register.

### 5.4.4 Interrupt Processing

The CPU takes the following actions to begin servicing an interrupt:

- Stores the CPU registers on the stack in the order shown in **Figure 5-6**
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
  - \$1FFC and \$1FFD (software interrupt vector)
  - \$1FFA and \$1FFB (external interrupt vector)
  - \$1FF8 and \$1FF9 (timer interrupt vector)

The return from interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in **Figure 5-6**.




Figure 5-6. Interrupt Stacking Order



**Table 5-4. Reset/Interrupt Vector Addresses**

Function	Source	Local Mask	Global Mask	Priority (1 = Highest)	Vector Address
Reset	Power-On RESET Pin	None	None	1	\$1FFE-\$1FFF
	COP Watchdog <sup>(1)</sup>		None	1	
			None	1	
Software Interrupt (SWI)	User Code	None	None	Same Priority as Instruction	\$1FFC-\$1FFD
External Interrupt	$\overline{\text{IRQ}}/\text{V}_{\text{PP}}$ Pin	None	I Bit	2	\$1FFA-\$1FFB
Timer Interrupts	ICF Bit OCF Bit TOF Bit	ICIE Bit OCIE Bit TOIE Bit	I Bit	3	\$1FF8-\$1FF9

1. The COP watchdog is programmable in the mask option register.




Figure 5-7. Interrupt Flowchart

## Section 6. Low Power Modes

### 6.1 Contents

6.2	Stop Mode .....	75
6.3	Wait Mode .....	78
6.4	Data-Retention Mode .....	80

### 6.2 Stop Mode

The STOP instruction puts the MCU in its lowest power-consumption mode and has the following effects on the MCU:

- Stops the internal oscillator, the CPU clock, and the internal clock, turning off the capture/compare timer, the COP watchdog, the SIOF, and the ADC
- Clears the I bit in the condition code register, enabling external interrupts
- Clears the ICIE, OCIE, and TOIE bits in the timer control register, disabling further timer interrupts

The STOP instruction does not affect any other registers or any I/O lines.

The following events bring the MCU out of stop mode:


- An external interrupt signal on the  $\overline{IRQ}/V_{PP}$  pin — A high-to-low transition on the  $\overline{IRQ}/V_{PP}$  pin loads the program counter with the contents of locations \$1FFA and \$1FFB. The timer resumes counting from the last value before the STOP instruction.
- External reset — A logic zero on the  $\overline{RESET}$  pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF. The timer begins counting from \$FFFC.

When the MCU exits stop mode, processing resumes after a stabilization delay of 4064 oscillator cycles.

An active edge on the PD7/TCAP pin during stop mode sets the ICF flag when an external interrupt brings the MCU out of stop mode. An external interrupt also latches the value in the timer registers into the input capture registers.

If a reset brings the MCU out of stop mode, then an active edge on the PD7/TCAP pin during stop mode has no effect on the ICF flag or the input capture registers.

See [Figure 6-1](#) for stop recovery timing information.



- Notes:
1. Internal clocking from OSC1 pin
  2. Edge-triggered external interrupt mask option
  3. Edge- and level-triggered external interrupt mask option
  4. Reset vector shown as example

Figure 6-1. Stop Recovery Timing

Figure 6-2 shows the sequence of events caused by the STOP instruction.




Figure 6-2. STOP Instruction Flowchart

### 6.3 Wait Mode

The WAIT instruction puts the MCU in an intermediate power-consumption mode and has the following effects on the MCU:

- Clears the I bit in the condition code register, enabling interrupts
- Stops the CPU clock, but allows the internal clock to drive the capture/compare timer, the COP watchdog, and the ADC

The WAIT instruction does not affect any other registers or any I/O lines.

The following conditions restart the CPU clock and bring the MCU out of wait mode:

- External interrupt — A high-to-low transition on the  $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$  pin loads the program counter with the contents of locations \$1FFA and \$1FFB.
- Timer interrupt — Input capture, output compare, and timer overflow interrupt requests load the program counter with the contents of locations \$1FF8 and \$1FF9.
- COP watchdog reset — A timeout of the COP watchdog resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF. Software can enable timer interrupts so that the MCU can periodically exit wait mode to reset the COP watchdog.
- External reset — A logic zero on the  $\overline{\text{RESET}}$  pin resets the MCU and loads the program counter with the contents of locations \$1FFE and \$1FFF.

Figure 6-3 shows the sequence of events caused by the WAIT instruction.




Figure 6-3. WAIT Instruction Flowchart

Figure 6-4 shows the effect of the STOP and WAIT instructions on the CPU clock and the timer clock.




Figure 6-4. STOP/WAIT Clock Logic

## 6.4 Data-Retention Mode

In data-retention mode, the MCU retains RAM contents and CPU register contents at  $V_{DD}$  voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low-power consumption state during which it retains data, but the CPU cannot execute instructions.

To put the MCU in data-retention mode:

1. Drive the  $\overline{\text{RESET}}$  pin to logic zero.
2. Lower the  $V_{DD}$  voltage. The  $\overline{\text{RESET}}$  pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

1. Return  $V_{DD}$  to normal operating voltage.
2. Return the  $\overline{\text{RESET}}$  pin to logic one.



## Section 7. Parallel Input/Output (I/O) Ports

### 7.1 Contents

7.2	Introduction . . . . .	81
7.3	Port A . . . . .	83
7.3.1	Port A Data Register (PORTA) . . . . .	83
7.3.2	Data Direction Register A (DDRA) . . . . .	83
7.4	Port B . . . . .	85
7.4.1	Port B Data Register (PORTB) . . . . .	85
7.4.2	Data Direction Register B (DDRB) . . . . .	86
7.5	Port C . . . . .	87
7.5.1	Port C Data Register (PORTC) . . . . .	88
7.5.2	Data Direction Register C (DDRC) . . . . .	89
7.6	Port D . . . . .	90
7.6.1	Port D Data Register (PORTD) . . . . .	91
7.6.2	Data Direction Register D (DDRD) . . . . .	92

### 7.2 Introduction

Twenty bidirectional pins and one input-only pin form four parallel input/output (I/O) ports. All the bidirectional port pins are programmable as inputs or outputs.

**NOTE:** *Connect any unused I/O pins to an appropriate logic level, either  $V_{DD}$  or  $V_{SS}$ . Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.*

Parallel Input/Output (I/O) Ports

Addr.	Name:	R/W	Bit 7	6	5	4	3	2	1	Bit 0
\$0000	Port A Data Register (PORTA) <a href="#">See page 83.</a>	Read: Write: Reset:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
\$0001	Port B Data Register (PORTB) <a href="#">See page 85.</a>	Read: Write: Reset:	PB7	PB6	PB5	0	0	0	0	0
\$0002	Port C Data Register (PORTC) <a href="#">See page 88.</a>	Read: Write: Reset:	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
\$0003	Port D Data Register (PORTD) <a href="#">See page 91.</a>	Read: Write: Reset:	PD7	0	PD5	1	0	0	0	0
\$0004	Data Direction Register A (DDRA) <a href="#">See page 83.</a>	Read: Write: Reset:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
\$0005	Data Direction Register B (DDR B) <a href="#">See page 86.</a>	Read: Write: Reset:	DDRB7	DDRB6	DDRB5	0	0	0	0	0
\$0006	Data Direction Register C (DDRC) <a href="#">See page 89.</a>	Read: Write: Reset:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
\$0007	Data Direction Register D (DDR D) <a href="#">See page 92.</a>	Read: Write: Reset:	0	0	DDR D5	0	0	0	0	0

= Unimplemented

Figure 7-1. Parallel I/O Port Register Summary

## 7.3 Port A

Port A is an 8-bit general-purpose I/O port.

### 7.3.1 Port A Data Register (PORTA)

The port A data register contains a latch for each of the eight port A pins.

\$0000	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Write:								
Reset:	Unaffected by reset							

**Figure 7-2. Port A Data Register (PORTA)**

#### PA[7:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

### 7.3.2 Data Direction Register A (DDRA)

Data direction register A determines whether each port A pin is an input or an output.

\$0004	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
Write:								
Reset:	0	0	0	0	0	0	0	0

**Figure 7-3. Data Direction Register A (DDRA)**

#### DDRA[7:0] — Data Direction Register A Bits

These read/write bits control port A data direction. Reset clears DDRA[7:0], configuring all eight port A pins as inputs.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

Parallel Input/Output (I/O) Ports

**NOTE:** Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1.

Figure 7-4 shows the I/O logic of port A.




Figure 7-4. Port A I/O Circuit

Writing a logic one to a DDRA bit enables the output buffer for the corresponding port A pin; a logic zero disables the output buffer.

When bit DDRA<sub>x</sub> is a logic one, reading address \$0000 reads the PAX data latch. When bit DDRA<sub>x</sub> is a logic zero, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. Table 7-1 summarizes the operation of the port A pins.

Table 7-1. Port A Pin Operation

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit	
		Read	Write
0	Input, Hi-Z <sup>(1)</sup>	Pin	Latch <sup>(2)</sup>
1	Output	Latch	Latch

- 1. Hi-Z = high impedance
- 2. Writing affects data register, but does not affect input.


## 7.4 Port B

Port B is a 3-bit I/O port that shares its pins with the serial I/O port (SIOP).

**NOTE:** Do not use port B for general-purpose I/O while the SIOP is enabled.

### 7.4.1 Port B Data Register (PORTB)

The port B data register contains a latch for each of the three port B pins.



**Figure 7-5. Port B Data Register (PORTB)**

#### PB[7:5] — Port B Data Bits

These read/write bits are software programmable bits. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

**NOTE:** Writing to data direction register B does not affect the data direction of port B pins that are being used by the SIOP. However, data direction register B always determines whether reading port B returns the states of the latches or the states of the pins.

#### SCK — Serial Clock

When the SIOP is enabled, SCK is the SIOP clock output (in master mode) or the SIOP clock input (in slave mode).

Parallel Input/Output (I/O) Ports

SDI — Serial Data Input

When the SIOP is enabled, SDI is the SIOP data input.

SDO — Serial Data Output

When the SIOP is enabled, SDO is the SIOP data output.

7.4.2 Data Direction Register B (DDRB)

Data direction register B determines whether each port B pin is an input or an output.

**NOTE:** *Enabling and then disabling the SIOP configures data direction register B for SIOP operation and can also change the port B data register. After disabling the SIOP, initialize data direction register B and the port B data register as your application requires.*

\$0005	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRB7	DDRB6	DDRB5	0	0	0	0	0
Write:								
Reset:	0	0	0	0	0	0	0	0

= Unimplemented

Figure 7-6. Data Direction Register B (DDRB)


DDRB[7:5] — Data Direction Register B Bits

These read/write bits control port B data direction. Reset clears DDRB[7:5], configuring all three port B pins as inputs.

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

**NOTE:** *Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1.*

Figure 7-7 shows the I/O logic of port B.



**Figure 7-7. Port B I/O Logic**

Writing a logic one to a DDRB bit enables the output buffer for the corresponding port B pin; a logic zero disables the output buffer.

When bit DDRBx is a logic one, reading address \$0001 reads the PBx data latch. When bit DDRBx is a logic zero, reading address \$0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. [Table 7-2](#) summarizes the operation of the port B pins.

**Table 7-2. Port B Pin Operation**

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit	
		Read	Write
0	Input, Hi-Z <sup>(1)</sup>	Pin	Latch <sup>(2)</sup>
1	Output	Latch	Latch

1. Hi-Z = high impedance
2. Writing affects data register, but does not affect input.

## 7.5 Port C

Port C is an 8-bit I/O port that shares five of its pins with the A/D converter (ADC). The five shared pins are available for general-purpose I/O functions when the ADC is disabled.

Parallel Input/Output (I/O) Ports

7.5.1 Port C Data Register (PORTC)

The port C data register contains a latch for each of the eight port C pins.




Figure 7-8. Port C Data Register (PORTC)

PC[7:0] — Port C Data Bits

These read/write bits are software programmable. Data direction of each port C pin is under the control of the corresponding bit in data direction register C. Reset has no effect on port C data.

$V_{RH}$  — Voltage Reference High Bit

When the ADC is turned on, the PC7/ $V_{RH}$  pin is the positive ADC reference voltage.

AN[3:0] — Analog Input Bits

When the ADC is turned on, the AN0–AN3 pins are software-selectable analog inputs. Unused analog inputs can be used as digital inputs, but pins PC3/AN3, PC4/AN2, PC5/AN1, and PC6/AN0 cannot be used as digital outputs while the ADC is on. Only pins PC0, PC1, and PC2 can be used as digital outputs when the ADC is on.

The port C data register reads normally while the ADC is on, except that the bit corresponding to the currently selected ADC input pin reads as logic zero.

Writing to bits PC7–PC3 while the ADC is on can produce unpredictable ADC results.



### 7.5.2 Data Direction Register C (DDRC)

Data direction register C determines whether each port C pin is an input or an output.

\$0006	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
Write:								
Reset:	0	0	0	0	0	0	0	0

**Figure 7-9. Data Direction Register C (DDRC)**

#### DDRC[7:0] — Data Direction Register C Bits


These read/write bits control port C data direction. Reset clears DDRC[7:0], configuring all port C pins as inputs.

- 1 = Corresponding port C pin configured as output
- 0 = Corresponding port C pin configured as input

**NOTE:** Avoid glitches on port C pins by writing to the port C data register before changing data direction register C bits from 0 to 1.

Writing to bits DDRC7–DDRC3 while the ADC is on can produce unpredictable ADC results.

Figure 7-10 shows the I/O logic of port C.



**Figure 7-10. Port C I/O Logic**

Writing a logic one to a DDRC bit enables the output buffer for the corresponding port C pin; a logic zero disables the output buffer.

When bit DDRCx is a logic one, reading address \$0002 reads the PCx data latch. When bit DDRCx is a logic zero, reading address \$0002 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. [Table 7-3](#) summarizes the operation of the port C pins.

**Table 7-3. Port C Pin Operation**

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit	
		Read	Write
0	Input, Hi-Z <sup>(1)</sup>	Pin	Latch <sup>(2)</sup>
1	Output	Latch	Latch

1. Hi-Z = high impedance


2. Writing affects data register, but does not affect input.

## 7.6 Port D

Port D is a 2-bit port with one I/O pin and one input-only pin. Port D shares the input-only pin, PD7/TCAP, with the capture/compare timer. PD7/TCAP is the timer input capture pin. The PD7/TCAP pin can always be a general-purpose input, even if input capture interrupts are enabled.

### 7.6.1 Port D Data Register (PORTD)

The port D data register contains a latch for each of the two port D pins.



**Figure 7-11. Port D Data Register (PORTD)**

#### PD7 and PD5 — Port D Data Bits

These read/write bits are software programmable. Data direction of each port D pin is under the control of the corresponding bit in data direction register D. Reset has no effect on port D data.

#### TCAP — Timer Capture

TCAP is the input capture pin for the timer.

Parallel Input/Output (I/O) Ports

7.6.2 Data Direction Register D (DDRD)

Data direction register D determines whether each port D pin is an input or an output.

\$0007	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	0	DDRD5	0	0	0	0	0
Write:								
Reset:	0	0	0	0	0	0	0	0

= Unimplemented

Figure 7-12. Data Direction Register D (DDRD)

DDRD5 — Data Direction Register D Bit

This read/write bit controls the data direction of pin PD5. Reset clears DDRD5, configuring PD5 as an input.

- 1 = PD5 configured as output
- 0 = PD5 configured as input

**NOTE:** Avoid glitches on port D pins by writing to the port D data register before changing data direction register D bits from 0 to 1.

Figure 7-13 shows the I/O logic of port D.




Figure 7-13. Port D I/O Logic

Writing a logic one to a DDRD bit enables the output buffer for the corresponding port D pin; a logic zero disables the output buffer.

When bit DDRD<sub>x</sub> is a logic one, reading address \$0003 reads the PD<sub>x</sub> data latch. When bit DDRD<sub>x</sub> is a logic zero, reading address \$0003 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 7-4** summarizes the operation of the port D pins.

**Table 7-4. Port D Pin Operation**

Data Direction Bit	I/O Pin Mode	Accesses to Data Bit	
		Read	Write
0	Input, Hi-Z <sup>(1)</sup>	Pin	Latch <sup>(2)</sup>
1	Output	Latch	Latch

1. Hi-Z = high impedance

2. Writing affects data register, but does not affect input.



## Section 8. Computer Operating Properly Watchdog (COP)

### 8.1 Contents

8.2	Features . . . . .	95
8.3	Introduction . . . . .	96
8.4	Operation . . . . .	96
8.4.1	COP Watchdog Timeout . . . . .	96
8.4.2	COP Watchdog Timeout Period . . . . .	96
8.4.3	Clearing the COP Watchdog . . . . .	97
8.5	Interrupts . . . . .	97
8.6	COP Register . . . . .	97
8.7	Low-Power Modes . . . . .	98
8.7.1	Stop Mode . . . . .	98
8.7.2	Wait Mode . . . . .	98

### 8.2 Features

Features include:

- Protection from runaway software
- 65.5-ms timeout period (with 2-MHz bus frequency)
- Wait mode operation

Computer Operating Properly Watchdog (COP)

### 8.3 Introduction

The purpose of the computer operating properly (COP) watchdog is to reset the MCU in case of software failure. Software that is operating properly periodically services the COP watchdog and prevents the reset from occurring. The COP watchdog function is programmable in the mask option register.

### 8.4 Operation

#### 8.4.1 COP Watchdog Timeout

The COP watchdog is a 16-bit counter that generates a reset if allowed to time out. Periodically clearing the counter starts a new timeout period and prevents the COP from resetting the MCU. A COP watchdog timeout indicates that the software is not executing instructions in the correct sequence.

**NOTE:** *The internal clock drives the COP watchdog. Therefore, the COP watchdog cannot generate a reset for errors that cause the internal clock to stop.*

*The COP watchdog also depends on a power supply voltage at or above a minimum specification and is not guaranteed to protect against brownout. For information about brownout protection, see [Section 5. Resets and Interrupts](#).*

#### 8.4.2 COP Watchdog Timeout Period

Use the following formula to calculate the COP timeout period:

$$\text{COP timeout period} = \frac{131,072 \text{ cycles}}{f_{\text{BUS}}}$$

where

$$f_{\text{BUS}} = \frac{\text{crystal frequency}}{2}$$



### 8.4.3 Clearing the COP Watchdog

To clear the COP watchdog and prevent a COP reset, write a logic zero to bit 0 (COPC) of the COP register at location \$1FF0.

If the main program executes within the COP timeout period, the clearing routine needs to be executed only once. If the main program takes longer than the COP timeout period, the clearing routine must be executed more than once.

**NOTE:** *Place the clearing routine in the main program and not in an interrupt routine. Clearing the COP watchdog in an interrupt routine might prevent COP watchdog timeouts even though the main program is not operating properly.*

## 8.5 Interrupts

The COP watchdog does not generate interrupts.

## 8.6 COP Register

The COP register is a write-only register that returns the contents of EPROM location \$1FF0 when read.

\$1FF0	Bit 7	6	5	4	3	2	1	Bit 0
Read:	D7	D6	D5	D4	D3	D2	D1	D0
Write:								COPC
Reset:	U	U	U	U	U	U	U	0

= Unimplemented      U = Unaffected

**Figure 8-1. COP Register (COPR)**

### COPC — COP Clear

COPC is a write-only bit. Periodically writing a logic zero to COPC prevents the COP watchdog from resetting the MCU. Reset clears the COPC bit.

## 8.7 Low-Power Modes

The STOP and WAIT instructions put the MCU in low-power consumption standby modes.

### 8.7.1 Stop Mode

The STOP instruction clears the COP watchdog counter. Upon exit from stop mode by external reset:

- The counter begins counting from \$0000.
- The counter is cleared again after the 4064-cycle oscillator stabilization delay.

Upon exit from stop mode by external interrupt:

- The counter begins counting from \$0000.
- The counter is *not* cleared again after the oscillator stabilization delay and has a count of 4064 when the program resumes.

### 8.7.2 Wait Mode

The COP watchdog continues to operate normally after a WAIT instruction. Software should periodically take the MCU out of wait mode and write to the COPC bit to prevent a COP watchdog timeout.

## Section 9. Timer

### 9.1 Contents

9.2	Features . . . . .	100
9.3	Introduction . . . . .	100
9.4	Operation . . . . .	101
9.4.1	Pin Functions . . . . .	103
9.4.1.1	PD7/TCAP . . . . .	103
9.4.1.2	TCMP . . . . .	103
9.4.2	Input Capture . . . . .	103
9.4.3	Output Compare . . . . .	104
9.5	Timing . . . . .	105
9.6	Interrupts . . . . .	108
9.7	I/O Registers . . . . .	108
9.7.1	Timer Control Register . . . . .	109
9.7.2	Timer Status Register . . . . .	110
9.7.3	Timer Registers . . . . .	112
9.7.4	Alternate Timer Registers . . . . .	113
9.7.5	Input Capture Registers . . . . .	114
9.7.6	Output Compare Registers . . . . .	115
9.8	Low-Power Modes . . . . .	116
9.8.1	Stop Mode . . . . .	116
9.8.2	Wait Mode . . . . .	116

## 9.2 Features

Features include:

- Programmable polarity of input capture edge
- Programmable polarity of output compare signal
- Alternate counter registers
- 16-bit counter
- Interrupt-driven operation with three maskable interrupt flags:
  - Input capture
  - Output compare
  - Timer overflow

## 9.3 Introduction

The timer provides a timing reference for MCU operations. The input capture and output compare functions provide a means to latch the times at which external events occur, to measure input waveforms, and to generate output waveforms and timing delays. [Figure 9-1](#) shows the structure of the timer module.




Figure 9-1. Timer Block Diagram

## 9.4 Operation

The timing reference for the input capture and output compare functions is a 16-bit free-running counter. The counter is preceded by a divide-by-four prescaler and rolls over every  $2^{18}$  cycles. Timer resolution with a 4-MHz crystal is 2  $\mu$ s. Software can read the value in the counter at any time without affecting the counter sequence.

Because of the 16-bit timer architecture, the I/O registers for the input capture and output compare functions are pairs of 8-bit registers.

Timer

Addr.	Name	R/W	Bit 7	6	5	4	3	2	1	Bit 0
\$0012	Timer Control Register (TCR) <a href="#">See page 109.</a>	Read:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
		Write:								
		Reset:	0	0	0	0	0	0	U	0
\$0013	Timer Status Register (TSR) <a href="#">See page 110.</a>	Read:	ICF	OCF	TOF	0	0	0	0	0
		Write:								
		Reset:	U	U	U	0	0	0	0	0
\$0014	Input Capture Register High (ICRH) <a href="#">See page 114.</a>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Unaffected by reset							
\$0015	Input Capture Register Low (ICRL) <a href="#">See page 114.</a>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Unaffected by reset							
\$0016	Output Compare Register High (OCRH) <a href="#">See page 115.</a>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Unaffected by reset							
\$0017	Output Compare Register Low (OCRL) <a href="#">See page 115.</a>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Unaffected by reset							
\$0018	Timer Register High (TRH) <a href="#">See page 112.</a>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Reset initializes TRH to \$FF							
\$0019	Timer Register Low (TRL) <a href="#">See page 112.</a>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Reset initializes TRL to \$FC							
\$001A	Alternate Timer Register High (ATRH) <a href="#">See page 113.</a>	Read:	Bit 15	14	13	12	11	10	9	Bit 8
		Write:								
		Reset:	Reset initializes ATRH to \$FF							
\$001B	Alternate Timer Register Low (ATRL) <a href="#">See page 113.</a>	Read:	Bit 7	6	5	4	3	2	1	Bit 0
		Write:								
		Reset:	Reset initializes ATRL to \$FC							

= Unimplemented
 U = Unaffected

Figure 9-2. Timer I/O Register Summary

## 9.4.1 Pin Functions

The timer uses two pins.

### 9.4.1.1 PD7/TCAP

PD7/TCAP is the input capture pin. When an active edge occurs on PD7/TCAP, the timer transfers the current counter value to the input capture registers. PD7/TCAP is also an I/O port pin.

### 9.4.1.2 TCMP

TCMP is the output-only output compare pin. When the counter value matches the value written in the output compare registers, the timer transfers the output level bit, OLVL, to the TCMP pin.

## 9.4.2 Input Capture

The input capture function is a means to record the time at which an external event occurs. When the input capture circuitry detects an active edge on the PD7/TCAP pin, it latches the contents of the timer registers into the input capture registers. The polarity of the active edge is programmable.

Latching values into the input capture registers at successive edges of the same polarity measures the period of the input signal on the PD7/TCAP pin. Latching the counter values at successive edges of opposite polarity measures the pulse width of the signal. **Figure 9-3** shows the logic of the input capture function.




Figure 9-3. Input Capture Operation

### 9.4.3 Output Compare

The output compare function is a means of generating an output signal when the 16-bit counter reaches a selected value. Software writes the selected value into the output compare registers. On every fourth internal clock cycle the output compare circuitry compares the value of the counter to the value written in the output compare registers. When a match occurs, the timer transfers the programmable output level bit (OLVL) from the timer control register to the TCMP pin.

Software can use the output compare register to measure time periods, to generate timing delays, or to generate a pulse of specific duration or a pulse train of specific frequency and duty cycle on the TCMP pin.

Figure 9-4 shows the logic of the output compare function.




Figure 9-4. Output Compare Operation



## 9.5 Timing

**Table 9-1. Timer Characteristics ( $V_{DD} = 5.0 \text{ Vdc}$ )<sup>(1)</sup>**


Characteristic	Symbol	Min	Max	Unit
Timer Resolution <sup>(2)</sup>	$t_{RESL}$	4.0	—	$t_{CYC}$
Input Capture Pulse Width	$t_H, t_L$	125	—	ns
Input Capture Pulse Period	$t_{TLTL}$	Note (3)	—	$t_{CYC}$

- $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted.
- A 2-bit prescaler in the timer is the limiting factor as it counts 4  $t_{CYC}$ .
- The minimum  $t_{TLTL}$  should not be less than the number of interrupt service routine cycles plus 19  $t_{CYC}$ .

**Table 9-2. Timer Characteristics ( $V_{DD} = 3.3 \text{ Vdc}$ )<sup>(1)</sup>**

Characteristic	Symbol	Min	Max	Unit
Timer Resolution <sup>(2)</sup>	$t_{RESL}$	4.0	—	$t_{CYC}$
Input Capture Pulse Width	$t_H, t_L$	250	—	ns
Input Capture Pulse Period	$t_{TLTL}$	Note (3)	—	$t_{CYC}$

- $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted.
- A 2-bit prescaler in the timer is the limiting factor as it counts 4  $t_{CYC}$ .
- The minimum  $t_{TLTL}$  should not be less than the number of interrupt service routine cycles plus 19  $t_{CYC}$ .



**Figure 9-5. Input Capture Characteristics**






Figure 9-6. Timer Reset Timing



Note:

If the input capture edge occurs in the shaded area between T10 states, then the input capture flag becomes set during the next T11 state.


Figure 9-7. Input Capture Timing



NOTES:

1. A write to the output compare registers may occur at any time, but a compare only occurs at timer state T01. Therefore, the compare may follow the write by up to four cycles.
2. The output compare flag is set at the timer state T11 that follows the comparison latch.

**Figure 9-8. Output Compare Timing**



**Figure 9-9. Timer Overflow Timing**

## 9.6 Interrupts

The following timer sources can generate interrupts:

- Input capture flag (ICF) — The ICF bit is set when an edge of the selected polarity occurs on the input capture pin. The input capture interrupt enable bit, ICIE, enables ICF interrupt requests.
- Output compare flag (OCF) — The OCF bit is set when the counter value matches the value written in the output compare registers. The output compare interrupt enable bit, OCIE, enables OCF interrupt requests.
- Timer overflow flag (TOF) — The TOF bit is set when the counter value rolls over from \$FFFF to \$0000. The timer overflow enable bit (TOIE) enables timer overflow interrupt requests.

**Table 9-3** summarizes the timer interrupt sources.

**Table 9-3. Timer Interrupt Sources**

Source	Local Mask	Global Mask	Priority (1 = Highest)
ICF Bit OCF Bit TOF Bit	ICIE Bit OCIE Bit TOIE Bit	I Bit	3

## 9.7 I/O Registers

The following registers control and monitor the operation of the timer:

- Timer control register (TCR)
- Timer status register (TSR)
- Timer registers (TRH and TRL)
- Alternate timer registers (ATRH and ATRL)
- Input capture registers (ICRH and ICRL)
- Output compare registers (OCRH and OCRL)

### 9.7.1 Timer Control Register

The timer control register (TCR) performs the following functions:

- Enables input capture interrupts
- Enables output compare interrupts
- Enables timer overflow interrupts
- Controls the active edge polarity of the TCAP signal
- Controls the active level of the TCMP output

\$0012	Bit 7	6	5	4	3	2	1	Bit 0
Read:	ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL
Write:								
Reset:	0	0	0	0	0	0	U	0

U = Unaffected

**Figure 9-10. Timer Control Register (TCR)**

#### ICIE — Input Capture Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the PD7/TCAP pin. Reset clears the ICIE bit.

- 1 = Input capture interrupts enabled
- 0 = Input capture interrupts disabled

#### OCIE — Output Compare Interrupt Enable

This read/write bit enables interrupts caused by an active signal on the TCMP pin. Reset clears the OCIE bit.

- 1 = Output compare interrupts enabled
- 0 = Output compare interrupts disabled

#### TOIE — Timer Overflow Interrupt Enable

This read/write bit enables interrupts caused by a timer overflow. Reset clears the TOIE bit.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

Bits 4–2 — Unused

These are read/write bits that always read as logic zeros.

IEDG — Input Edge

The state of this read/write bit determines whether a positive or negative transition on the PD7/TCAP pin triggers a transfer of the contents of the timer registers to the input capture registers. Reset has no effect on the IEDG bit.

- 1 = Positive edge (low-to-high transition) triggers input capture
- 0 = Negative edge (high-to-low transition) triggers input capture

OLVL — Output Level

The state of this read/write bit determines whether a logic one or a logic zero appears on the TCMP pin when a successful output compare occurs. Reset clears the OLVL bit.

- 1 = TCMP goes high on output compare
- 0 = TCMP goes low on output compare

### 9.7.2 Timer Status Register

The timer status register (TSR) contains flags for the following events:

- An active signal on the PD7/TCAP pin, transferring the contents of the timer registers to the input capture registers
- A match between the 16-bit counter and the output compare registers, transferring the OLVL bit to the TCMP pin
- A timer rollover from \$FFFF to \$0000

\$0013	Bit 7	6	5	4	3	2	1	Bit 0
Read:	ICF	OCF	TOF	0	0	0	0	0
Write:								
Reset:	U	U	U	0	0	0	0	0

= Unimplemented      U = Unaffected

**Figure 9-11. Timer Status Register (TSR)**

**ICF — Input Capture Flag**

The ICF bit is automatically set when an edge of the selected polarity occurs on the PD7/TCAP pin. Clear the ICF bit by reading the timer status register with ICF set, and then reading the low byte of the input capture registers. Reset has no effect on ICF.

- 1 = Input capture
- 0 = No input capture

**OCF — Output Compare Flag**

The OCF bit is automatically set when the value of the timer registers matches the contents of the output compare registers. Clear the OCF bit by reading the timer status register with OCF set, and then reading the low byte of the output compare registers. Reset has no effect on OCF.

- 1 = Output compare
- 0 = No output compare


**TOF — Timer Overflow Flag**

The TOF bit is automatically set when the 16-bit counter rolls over from \$FFFF to \$0000. Clear the TOF bit by reading the timer status register with TOF set, and then reading the low byte of the timer registers. Reset has no effect on TOF.

- 1 = Timer overflow
- 0 = No timer overflow


### 9.7.3 Timer Registers

The read-only timer registers (TRH and TRL) contain the current high and low bytes of the 16-bit counter. Reading TRH before reading TRL causes TRL to be latched until TRL is read. Reading TRL after reading the timer status register clears the timer overflow flag (TOF). Writing to the timer registers has no effect.



**Figure 9-12. Timer Registers (TRH and TRL)**

Reading TRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer. The buffer value remains fixed even if the high byte is read more than once. Reading TRL reads the transparent low byte buffer and completes the read sequence of the timer registers.




**Figure 9-13. Timer Register Reads**

**NOTE:** To prevent interrupts from occurring between readings of TRH and TRL, set the interrupt mask (I bit) in the condition code register before reading TRH, and clear the mask after reading TRL.




### 9.7.4 Alternate Timer Registers

The read-only alternate timer registers (ATRH and ATRL) contain the current high and low bytes of the 16-bit counter. Reading ATRH before reading ATRL causes ATRL to be latched until ATRL is read. Reading does not affect the timer overflow flag (TOF). Writing to the alternate timer registers has no effect.



**Figure 9-14. Alternate Timer Registers (ATRH and ATRL)**

Reading ATRH returns the current value of the high byte of the counter and causes the low byte to be latched into a buffer.




**Figure 9-15. Alternate Timer Register Reads**

**NOTE:** To prevent interrupts between readings of ATRH and ATRL, set the interrupt mask (I bit) in the condition code register before reading ATRH, and clear the mask after reading ATRL.

### 9.7.5 Input Capture Registers

When a selected edge occurs on the TCAP pin, the current high and low bytes of the 16-bit counter are latched into the read-only input capture registers (ICRH and ICRL). Reading ICRH before reading ICRL inhibits further captures until ICRL is read. Reading ICRL after reading the timer status register clears the input capture flag (ICF). Writing to the input capture registers has no effect.




**Figure 9-16. Input Capture Registers (ICRH and ICRL)**

**NOTE:** To prevent interrupts between readings of ICRH and ICRL, set the interrupt mask (I bit) in the condition code register before reading ICRH, and clear the mask after reading ICRL.

### 9.7.6 Output Compare Registers

When the value of the 16-bit counter matches the value in the read/write output compare registers (OCRH and OCRL), the planned TCMP pin action takes place. Writing to OCRH before writing to OCRL inhibits timer compares until OCRL is written. Reading or writing to OCRL after reading the timer status register clears the output compare flag (OCF).



**Figure 9-17. Output Compare Registers (OCRH and OCRL)**

To prevent OCF from being set between the time it is read and the time the output compare registers are updated, use the following procedure:

1. Disable interrupts by setting the I bit in the condition code register.
2. Write to OCRH. Compares are now inhibited until OCRL is written.
3. Clear bit OCF by reading the timer status register (TSR).
4. Enable the output compare function by writing to OCRL.
5. Enable interrupts by clearing the I bit in the condition code register.

## 9.8 Low-Power Modes

The STOP and WAIT instructions put the MCU in low-power consumption standby modes.

### 9.8.1 Stop Mode

The STOP instruction suspends the timer counter. Upon exit from stop mode by external reset:

- The timer counter resumes counting from \$FFFC.
- An input capture edge during stop mode does not affect the ICF bit or the input capture registers.

Upon exit from stop mode by external interrupt:

- The counter resumes counting from the suspended value.
- An input capture edge during stop mode sets the ICF bit and transfers the suspended timer counter value to the input capture registers.

### 9.8.2 Wait Mode

The timer remains active after a WAIT instruction. Any enabled timer interrupt request can bring the MCU out of wait mode.

## Section 10. Serial Input/Output Port (SIOP)

### 10.1 Contents

10.2	Features . . . . .	118
10.3	Introduction . . . . .	118
10.4	Operation . . . . .	120
10.4.1	Pin Functions . . . . .	120
10.4.1.1	PB7/SCK . . . . .	121
10.4.1.2	PB5/SDO . . . . .	122
10.4.1.3	PB6/SDI . . . . .	122
10.4.2	Data Movement . . . . .	123
10.5	Timing . . . . .	123
10.6	Interrupts . . . . .	125
10.7	I/O Registers . . . . .	125
10.7.1	SIOP Control Register . . . . .	125
10.7.2	SIOP Status Register . . . . .	126
10.7.3	SIOP Data Register . . . . .	127
10.8	Low-Power Modes . . . . .	128
10.8.1	Stop Mode . . . . .	128
10.8.2	Wait Mode . . . . .	128

## Serial Input/Output Port (SIOP)

### 10.2 Features

Features include:

- Master or slave operation
- Programmable MSB-first or LSB-first operation
- Interrupt-driven operation with transfer complete flag
- Data collision flag
- Master mode frequency = bus frequency  $\div$  4
- Maximum slave mode frequency = bus frequency  $\div$  4
- No minimum slave mode frequency

### 10.3 Introduction

The serial input/output port (SIOP) is a 3-wire master/slave communication port with serial clock, data input, and data output connections. The SIOP enables high-speed synchronous serial data transfer between the MCU and peripheral devices. Shift registers used with the SIOP can increase the number of parallel I/O pins controlled by the MCU. More powerful peripherals such as analog-to-digital converters and real-time clocks are also compatible with the SIOP.

**Figure 10-1** shows the structure of the SIOP module.




Figure 10-1. SIOP Block Diagram

Addr.	Name	Bit 7	6	5	4	3	2	1	Bit 0		
\$000A	SIOP Control Register (SCR) <a href="#">See page 125.</a>	Read:	0	SPE	0	MSTR	0	0	0	0	
		Write:									
		Reset:	0	0	0	0	0	0	0	0	
\$000B	SIOP Status Register (SSR) <a href="#">See page 126.</a>	Read:	SPIF	DCOL	0	0	0	0	0	0	
		Write:									
		Reset:	0	0	0	0	0	0	0	0	
\$000C	SIOP Data Register (SDR) <a href="#">See page 127.</a>	Read:	Bit 7	6	5	4	3	2	1	Bit 0	
		Write:									
		Reset:	Unaffected by reset								

= Unimplemented

Figure 10-2. SIOP I/O Register Summary

## 10.4 Operation

The master MCU initiates and controls the transfer of data to and from one or more slave peripheral devices. In master mode, a transmission is initiated by writing to the SIOP data register (SDR). Data written to the SDR is parallel-loaded and shifted out serially to the slave device(s).

Many simple slave devices are designed to only receive data from a master or to only supply data to a master. For example, when a serial-to-parallel shift register is used as an 8-bit port, the master MCU initiates transfers of 8-bit data values to the shift register. Since the serial-to-parallel shift register does not send any data to the master, the MCU ignores whatever it receives as a result of the transmission.

The SIOP is simpler than the serial peripheral interface (SPI) on some other Motorola MCUs in that:

- The polarity of the serial clock is fixed.
- There is no slave select pin.
- The direction of serial data does not automatically switch as on the SPI because the SIOP is not intended for use in multimaster systems. Most applications use one MCU as the master to initiate and control data transfer between one or more slave peripheral devices.

A programmable option allows the SIOP to transfer data MSB first or LSB first.

### 10.4.1 Pin Functions

The SIOP uses three pins and shares them with port B:

- PB7/SCK
- PB6/SDI
- PB5/SDO

**NOTE:** *Do not use the PB7/SCK, PB6/SDI, or PB5/SDO pins for general-purpose I/O while the SIOP is enabled.*



When bit 6 (SPE) of the SIOP control register (SCR) is set, the SIOP is enabled and the PB7/SCK, PB5/SDO, and PB6/SDI pins are dedicated to SIOP functions. Clearing SPE disables the SIOP and the SIOP pins become standard I/O port pins.


**NOTE:** *Enabling and then disabling the SIOP configures the data direction register bits associated with the SIOP pins for SIOP operation and can also change the associated port data register. After disabling the SIOP, initialize the data direction register and the port data register as the application requires.*

### 10.4.1.1 PB7/SCK

The PB7/SCK pin synchronizes the movement of data into and out of the MCU through the PB6/SDI and PB5/SDO pins. In master mode, the PB7/SCK pin is an output. The serial clock frequency in master mode is one-fourth the internal clock frequency.

In slave mode, the PB7/SCK pin is an input. The maximum serial clock frequency in slave mode is one-fourth the internal clock rate. Slave mode has no minimum serial clock frequency.

**Figure 10-3** shows the timing relationships among the serial clock, data input, and data output. The state of the serial clock between transmissions is a logic one. The first falling edge on the PB7/SCK pin signals the beginning of a transmission, and data appears at the PB5/SDO pin. Data is captured at the PB6/SDI pin on the rising edge of the serial clock, and the transmission ends on the eighth rising edge of the serial clock.



**Figure 10-3. SIOP Data/Clock Timing**

## Serial Input/Output Port (SIOP)

The first falling edge on PB7/SCK begins a transmission. At this time the first bit of received data is accepted at the PB6/SDI pin and the first bit of transmitted data is presented at the PB5/SDO pin.

### 10.4.1.2 PB5/SDO

The PB5/SDO pin is the SIOP data output. Between transfers, the state of the PB5/SDO pin reflects the value of the last bit shifted out on the previous transmission, if there was one. To preset the beginning state, write to the corresponding port data bit before enabling the SIOP. On the first falling edge on the PB7/SCK pin, the first data bit to be shifted out appears at the PB5/SDO pin.


After SPE is set, the PB5/SDO output driver can be disabled by writing a zero to the corresponding data direction register bit of the port, thereby configuring PB5/SDO as a high-impedance input.

### 10.4.1.3 PB6/SDI

The PB6/SDI pin is the SIOP data input. Valid SDI data must be present for an SDI setup time,  $t_s$ , before the rising edge of the serial clock and must remain valid for an SDI hold time,  $t_H$ , after the rising edge of the serial clock. (See [Table 10-1](#) and [Table 10-2](#).)


**10.4.2 Data Movement**

Connecting the SIOP data register of a master MCU with the SIOP of a slave MCU forms a 16-bit circular shift register. During an SIOP transfer, the master shifts out the contents of its SIOP data register on its PB5/SDO pin. At the same time, the slave MCU shifts out the contents of its SIOP data register on its PB5/SDO pin. **Figure 10-4** shows how the master and slave exchange the contents of their data registers.



**Figure 10-4. Master/Slave SIOP Shift Register Operation**

**10.5 Timing**



**Figure 10-5. SIOP Timing**

**Serial Input/Output Port (SIOP)**
**Table 10-1. SIOP Timing ( $V_{DD} = 5.0 \text{ Vdc}$ )<sup>(1)</sup>**

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master	$f_{SIOP(M)}$	$f_{OSC}/64$	$f_{OSC}/8$	MHz
Slave	$f_{SIOP(S)}$	dc	525	kHz
Cycle Time Master	$t_{SCK(M)}$	4.0	4.0	$t_{CYC}^{(2)}$
Slave	$t_{SCK(S)}$	—	1920	ns
Clock (SCK) Low Time ( $f_{OP} = 2.1 \text{ MHz}$ ) <sup>(3)(4)</sup>	$t_{SCKL}$	932	—	ns
SDO Data Valid Time	$t_V$	—	200	ns
SDO Hold Time	$t_{HO}$	0	—	ns
SDI Setup Time	$t_S$	100	—	ns
SDI Hold Time	$t_H$	100	—	ns

- $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted.
- $t_{CYC} = 1 \div f_{OP}$
- $f_{OSC}$  = crystal frequency;  $f_{OP} = f_{OSC} \div 2 = 2.1 \text{ MHz}$  maximum
- In master mode, the frequency of SCK is  $f_{OP} \div 4$ .

**Table 10-2. SIOP Timing ( $V_{DD} = 3.3 \text{ Vdc}$ )<sup>(1)</sup>**

Characteristic	Symbol	Min	Max	Unit
Frequency of Operation Master	$f_{SIOP(M)}$	$f_{OSC}/64$	$f_{OSC}/8$	MHz
Slave	$f_{SIOP(S)}$	dc	250	kHz
Cycle Time Master	$t_{SCK(M)}$	4.0	4.0	$t_{CYC}^{(2)}$
Slave	$t_{SCK(S)}$	—	4000	ns
Clock (SCK) Low Time ( $f_{OP} = 1.0 \text{ MHz}$ ) <sup>(3) (4)</sup>	$t_{SCKL}$	1980	—	ns
SDO Data Valid Time	$t_V$	—	400	ns
SDO Hold Time	$t_{HO}$	0	—	ns
SDI Setup Time	$t_S$	200	—	ns
SDI Hold Time	$t_H$	200	—	ns

- $V_{DD} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted
- $t_{CYC} = 1 \div f_{OP}$
- $f_{OSC}$  = crystal frequency;  $f_{OP} = f_{OSC} \div 2 = 1.0 \text{ MHz}$  maximum
- In master mode, the frequency of SCK is  $f_{OP} \div 4$ .

## 10.6 Interrupts

The SIOP does not generate interrupt requests.

## 10.7 I/O Registers

The following registers control and monitor SIOP operation:

- SIOP control register (SCR)
- SIOP status register (SSR)
- SIOP data register (SDR)

### 10.7.1 SIOP Control Register

The read/write SIOP control register (SCR) contains two bits. One bit enables the SIOP, and the other configures the SIOP for master mode or for slave mode.

\$000A	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	SPE	0	MSTR	0	0	0	0
Write:	0	SPE	0	MSTR	0	0	0	0
Reset:	0	0	0	0	0	0	0	0

**Figure 10-6. SIOP Control Register (SCR)**

**SPE** — SIOP Enable

This read/write bit enables the SIOP. Setting SPE initializes the data direction register as follows:

- The PB6/SDI pin is an input.
- The PB5/SDO pin is an output.
- The PB7/SCK pin is an input in slave mode and an output in master mode.

Clearing SPE disables the SIOP and returns the port to its normal I/O functions. The data direction register and the port data register remain in their SIOP-initialized state.

**NOTE:** *After clearing SPE, be sure to initialize the port for its intended I/O use.*

**Serial Input/Output Port (SIOP)**

Clearing SPE during a transmission aborts the transmission, resets the bit counter, and returns the port to its normal I/O function. Reset clears SPE.

- 1 = SIOP enabled
- 0 = SIOP disabled

**MSTR — Master Mode Select**

This read/write bit configures the SIOP for master mode. Setting MSTR initializes the PB7/SCK pin as the serial clock output. Clearing MSTR initializes the PB7/SCK pin as the serial clock input. MSTR can be set at any time regardless of the state of SPE. Reset clears MSTR.

- 1 = Master mode selected
- 0 = Slave mode selected

**10.7.2 SIOP Status Register**

The read-only SIOP status register (SSR) contains two bits. One bit indicates that a SIOP transfer is complete, and the other indicates that an invalid access of the SIOP data register occurred while a transfer was in progress.

\$000B	Bit 7	6	5	4	3	2	1	Bit 0
Read:	SPIF	DCOL	0	0	0	0	0	0
Write:								
Reset:	0	0	0	0	0	0	0	0

**Figure 10-7. SIOP Status Register (SSR)**

**SPIF — Serial Peripheral Interface Flag**

This clearable, read-only bit is set automatically on the eighth rising edge on the PB7/SCK pin and indicates that a data transmission took place. SPIF does not inhibit further transmissions. Clear SPIF by reading the SIOP status register while SPIF is set and then reading or writing the SIOP data register. Reset clears SPIF.

- 1 = Transmission complete
- 0 = Transmission not complete

**DCOL — Data Collision Flag**

This clearable, read-only bit is automatically set if the SIOP data register is accessed while a data transfer is in progress. Reading or writing the SIOP data register while a transmission is in progress causes invalid data to be transmitted or read. Clear DCOL by reading the SIOP status register with SPIF set and then accessing the SIOP data register. Because the clearing sequence accesses the SIOP data register, the sequence has to be completed before another transmission starts or DCOL is set again.


To clear DCOL when SPIF is not set, turn off the SIOP by writing a zero to SPE and then turn it back on by writing a one to SPE. Reset clears DCOL.

1 = Invalid access of SDR

0 = Valid access of SDR

### 10.7.3 SIOP Data Register

The SIOP data register (SDR) is both the transmit data register and the receive data register. To read or write the SIOP data register, the SPE bit in the SIOP control register must be set.



**Figure 10-8. SIOP Data Register (SDR)**

With the SIOP configured for master mode, writing to the SIOP data register initiates a serial transfer. This register is not buffered. Writing to the SIOP data register overwrites the previous contents. Reading or writing to the SIOP data register while a transmission is in progress can cause invalid data to be transmitted or received.

## 10.8 Low-Power Modes

The WAIT and STOP instructions put the MCU in low-power consumption standby modes.

### 10.8.1 Stop Mode

The STOP instruction suspends the clock to the SIOP. When the MCU exits stop mode, processing resumes after the internal oscillator stabilization delay of 4064 oscillator cycles.

A STOP instruction in a master SIOP does not suspend the clock to slave SIOPs.

### 10.8.2 Wait Mode

The WAIT instruction suspends the clock to the SIOP. When the MCU exits wait mode, processing resumes immediately.

A WAIT instruction in a master SIOP does not suspend the clock to slave SIOPs.



## Section 11. Analog-to-Digital Converter (ADC)

### 11.1 Contents

11.2	Features . . . . .	129
11.3	Introduction . . . . .	130
11.4	Operation . . . . .	131
11.4.1	Pin Functions . . . . .	131
11.4.1.1	PC7/V <sub>RH</sub> . . . . .	131
11.4.1.2	PC6/AN0–PC3/AN3 . . . . .	132
11.5	Interrupts . . . . .	132
11.6	Timing and Electrical Characteristics . . . . .	133
11.7	I/O Registers . . . . .	134
11.7.1	ADC Status and Control Register . . . . .	134
11.7.2	ADC Data Register . . . . .	136
11.8	Low-Power Modes . . . . .	136
11.8.1	Stop Mode . . . . .	136
11.8.2	Wait Mode . . . . .	136

### 11.2 Features

Features include:

- 8-bit conversions with  $\pm 1.5$ -LSB precision
- Four external and three internal analog input channels
- Wait mode operation

Analog-to-Digital Converter (ADC)

11.3 Introduction

The ADC consists of a single successive-approximation A/D converter, an input multiplexer to select one of four external or two internal channels, and control circuitry. **Figure 11-1** shows the structure of the ADC module.




Figure 11-1. ADC Block Diagram

Addr.	Name		Bit 7	6	5	4	3	2	1	Bit 0	
\$001D	ADC Data Register (ADDR) <a href="#">See page 136.</a>	Read:	Bit 7	6	5	4	3	2	1	Bit 0	
		Write:									
		Reset:	Unaffected by reset								
\$001E	ADC Status/Control Register (ADSCR) <a href="#">See page 134.</a>	Read:	CCF	ADRC	ADON	0	0	CH2	CH1	CH0	
		Write:									
		Reset:	0	0	0	0	0	0	0	0	0

= Unimplemented

**Figure 11-2. ADC I/O Register Summary**

## 11.4 Operation

The A/D conversion process is ratiometric, using two reference voltages,  $V_{RH}$  and  $V_{SS}$ . Conversion accuracy is guaranteed only if  $V_{RH}$  is equal to  $V_{DD}$ .

### 11.4.1 Pin Functions

The ADC uses five pins and shares them with port C:

- PC7/ $V_{RH}$
- PC6/AN0, PC5/AN1, PC4/AN2, and PC3/AN3

#### 11.4.1.1 PC7/ $V_{RH}$

The voltage reference high pin (PC7/ $V_{RH}$ ) supplies the high reference voltage for the ratiometric conversion process. For ratiometric conversion, the supply voltage of the analog source should be the same as  $V_{RH}$  and be referenced to  $V_{SS}$ .

## Analog-to-Digital Converter (ADC)

## 11.4.1.2 PC6/AN0–PC3/AN3

The multiplexer can select one of four external analog input channels (AN0, AN1, AN2, or AN3) for sampling. The conversion takes 32 cycles. The first 12 cycles sample the voltage on the selected input pin by charging an internal capacitor. In the last 20 cycles, a comparator successively compares the output of an internal D/A converter to the sampled analog input. Control logic changes the D/A converter input one bit at a time, starting with the MSB, until the D/A converter output matches the sampled analog input. The conversion is monotonic and has no missing codes. At the end of the conversion, the conversion complete flag (CCF) becomes set, and the CPU takes two cycles to move the result to the ADC data register.

**NOTE:** *To prevent excess power dissipation, do not simultaneously use an I/O port pin as a digital input and an analog input.*

While the ADC is on, the selected analog input reads as logic zero. The port C pins that are not selected read normally.

An analog input voltage equal to  $V_{RH}$  converts to digital \$FF; an input voltage greater than  $V_{RH}$  converts to \$FF with no overflow. An analog input voltage equal to  $V_{SS}$  converts to digital \$00. For ratiometric conversion, the source of each analog input should use  $V_{RH}$  as the supply voltage and be referenced to  $V_{SS}$ .

The clock frequency must be equal to or greater than 1  $\mu$ MHz. If the internal clock frequency is less than 1  $\mu$ MHz, the internal RC oscillator (nominally 1.5 MHz) must be used for the ADC conversion clock. Make this selection by setting the ADRC bit to logic one in the ADC status and control register.

## 11.5 Interrupts

The ADC cannot generate interrupt requests.

## 11.6 Timing and Electrical Characteristics

**Table 11-1. ADC Characteristics ( $V_{DD} = 5.0 \text{ Vdc}$ )<sup>(1)</sup>**

Characteristic	Min	Max	Unit
Resolution	8	8	Bit
Absolute Accuracy ( $4.0 > V_{RH} > V_{DD}$ ) <sup>(2)</sup>	—	$\pm 1.5$	LSB
Conversion Range ( $PC7/V_{RH}$ )	$V_{SS}$	$V_{DD}$	V
Conversion Time (Includes Sampling Time)			
External Clock	32	32	$t_{AD}$ <sup>(3)</sup>
Internal RC Oscillator ( $ADRC = 1$ )	32	32	$\mu\text{s}$
Monotonicity	Inherent (Within Total Error)		
Zero Input Reading ( $V_{IN} = 0 \text{ V}$ )	00	01	Hex
Full-Scale Reading ( $V_{IN} = V_{RH}$ )	FF	FF	Hex
Sample Acquisition Time <sup>(4)</sup>			
External Clock	12	12	$t_{AD}$ <sup>(5)</sup>
Internal RC Oscillator ( $ADRC = 1$ )	—	12	$\mu\text{s}$
Input Capacitance PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3	—	12	pF
Analog Input Voltage	$V_{SS}$	$V_{RH}$	V
Input Leakage <sup>(6)</sup>			
PC6/AN0, PC5/AN1, PC4/AN2, PC3/AN3	—	$\pm 1$	$\mu\text{A}$
PC7/ $V_{RH}$	—	$\pm 1$	$\mu\text{A}$
ADC On Current Stabilization Time	—	100	$\mu\text{s}$

1.  $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$

2. ADC accuracy may decrease proportionately as  $V_{RH}$  is reduced below 4.0 V.

3.  $t_{AD}$  = cycle time of the A/D converter

4. Source impedances more than 10 k $\Omega$  adversely affect internal RC charging time during input sampling.

5.  $t_{AD} = t_{CYC} (1 \div f_{OP})$  if MCU clock is clock source

6. External system error caused by input leakage approximately equals R source times input current.

## 11.7 I/O Registers

The following registers control and monitor operation of the ADC:

- ADC status and control register (ADSCR)
- ADC data register (ADDR)

### 11.7.1 ADC Status and Control Register

The ADC status and control register (ADSCR) contains a conversion complete flag and four writable control bits. Writing to ADSCR clears the conversion complete flag and starts a new conversion sequence.

\$001E	Bit 7	6	5	4	3	2	1	Bit 0
Read:	CCF	ADRC	ADON	0	0	CH2	CH1	CH0
Write:								
Reset:	0	0	0	0	0	0	0	0

= Unimplemented

**Figure 11-3. ADC Status and Control Register (ADSCR)**

#### CCF — Conversion Complete Flag

This read-only bit is automatically set when an analog-to-digital conversion is complete, and a new result can be read from the ADC data register. Clear the CCF bit by writing to the ADC status and control register or by reading the ADC data register. Resets clear the CCF bit.

- 1 = Conversion complete
- 0 = Conversion not complete

#### ADRC — ADC RC (Oscillator)

This read/write bit turns on the internal RC oscillator to drive the ADC. If the internal clock frequency ( $f_{OP}$ ) is less than 1 MHz, ADRC must be set. When the RC oscillator is turned on, it requires a time,  $t_{ADRC}$ , to stabilize, and results can be inaccurate during this time. Resets clear the ADRC bit.

- 1 = Internal RC oscillator drives ADC
- 0 = Internal clock drives ADC

When the internal RC oscillator is being used as the ADC clock, two limitations apply:

- Because of the frequency tolerance of the RC oscillator and its asynchronism with the internal clock, the conversion complete flag must be used to determine when a conversion sequence is complete.
- The conversion process runs at the nominal 1.5-MHz rate, but the conversion results must be transferred to the ADC data register synchronously with the internal clock; therefore, the conversion process is limited to a maximum of one channel every internal clock cycle.

#### ADON — ADC On

This read/write bit turns on the ADC. When the ADC is on, it requires a time,  $t_{ADON}$ , for the current sources to stabilize. During this time, results can be inaccurate. Resets clear the ADON bit.

- 1 = ADC turned on
- 0 = ADC turned off

#### Bits 4–2 — Not used

Bits 4–2 always read as logic zeros.

#### CH[2:0] — Channel Select Bits

These read/write bits select one of eight ADC input channels as shown in [Table 11-2](#). Channels 0–3 are the input pins, PC3/AN3, PC4/AN2, PC5/AN1, and PC6/AN0. Channels 4–6 can be used for reference measurements. Channel 7 is reserved for factory testing.

**Table 11-2. ADC Input Channel Selection**

CH[2:1:0]	Channel	Signal
000	0	AN0
001	1	AN1
010	2	AN2
011	3	AN3
100	4	$V_{RH}$
101	5	$(V_{RH} + V_{SS}) / 2$
110	6	$V_{SS}$
111	7	Reserved

Analog-to-Digital Converter (ADC)

To prevent excess power dissipation, do not use an ADC pin as an analog input and a digital input at the same time.

Using one of the port pins as the ADC input does not affect the ability to use the remaining port pins as digital inputs.

Reading a port pin that is selected as an analog input returns a logic zero.

11.7.2 ADC Data Register

The ADC data register (ADDR) is a read-only register that contains the result of the most recent analog-to-digital conversion.

\$001D	Bit 7	6	5	4	3	2	1	Bit 0
Read:	Bit 7	6	5	4	3	2	1	Bit 0
Write:								
Reset:	Unaffected by reset							

Figure 11-4. ADC Data Register (ADDR)

11.8 Low-Power Modes

11.8.1 Stop Mode

The STOP instruction turns off the ADC and aborts any current and pending conversions.

11.8.2 Wait Mode

The ADC continues to operate normally after the WAIT instruction. To reduce power consumption in wait mode:

- If the ADC is not being used, clear both the ADON and ADRC bits before entering wait mode.
- If the ADC is being used and the internal clock rate is above 1 MHz, clear the ADRC bit before entering wait mode.



## Section 12. Electrical Specifications

### 12.1 Contents

12.2	Maximum Ratings . . . . .	138
12.3	Operating Temperature Range . . . . .	139
12.4	Thermal Characteristics . . . . .	139
12.5	Power Considerations . . . . .	140
12.6	5.0-Volt DC Electrical Characteristics . . . . .	141
12.7	3.3-Volt DC Electrical Characteristics . . . . .	142
12.8	Driver Characteristics . . . . .	143
12.9	Typical Supply Current vs. Internal Clock Frequency . . . . .	144
12.10	Maximum Supply Current vs. Internal Clock Frequency . . . . .	145
12.11	5.0-Volt Control Timing . . . . .	146
12.12	3.3 V Control Timing . . . . .	147

## 12.2 Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table here. Keep  $V_{In}$  and  $V_{Out}$  within the range  $V_{SS} \leq (V_{In} \text{ or } V_{Out}) \leq V_{DD}$ . Connect unused inputs to the appropriate voltage level, either  $V_{SS}$  or  $V_{DD}$ .

Rating	Symbol	Value	Unit
Supply Voltage	$V_{DD}$	-0.3 to +7.0	V
Current Drain per Pin (Excluding $V_{DD}$ and $V_{SS}$ )	I	25	mA
Input Voltage	$V_{In}$	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
EPROM Programming Voltage	$V_{PP}$	16.75	V
Storage Temperature Range	$T_{STG}$	-65 to +150	°C

**NOTE:** *This device is not guaranteed to operate properly at the maximum ratings. Refer to [12.6 5.0-Volt DC Electrical Characteristics](#) and [12.7 3.3-Volt DC Electrical Characteristics](#) for guaranteed operating conditions.*

### 12.3 Operating Temperature Range

Package Type	Symbol	Value	Unit
MC68HC705P9P <sup>(1)</sup> , DW <sup>(2)</sup> , S <sup>(3)</sup> (Standard) MC68HC705P9C <sup>(4)</sup> P, CDW, CS (Extended) MC68HC705P9V <sup>(5)</sup> P, VDW, VS (Automotive) MC68HC705P9M <sup>(6)</sup> P, MDW, MS (Automotive)	$T_A$	$T_L$ to $T_H$ 0 to 70 -40 to +85 -40 to +105 -40 to +125	°C

1. P = Plastic dual in-line package (PDIP)
2. DW = Small outline integrated circuit (SOIC)
3. S = Ceramic dual in-line package (Cerdip)
4. C = Extended temperature range (-40 to +85°C)
5. V = Automotive temperature range (-40 to +105°C)
6. M = Automotive temperature range (-40 to +125°C)

### 12.4 Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic Dual In-Line Package (PDIP) Small Outline Integrated Circuit (SOIC) Ceramic Dual In-Line Package (Cerdip)	$\theta_{JA}$	60 60 60	°C/W

## 12.5 Power Considerations

The average chip junction temperature,  $T_J$ , in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad (1)$$

Where:

$T_A$  = ambient temperature in °C

$\theta_{JA}$  = package thermal resistance, junction to ambient in °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{CC} \times V_{CC}$  = chip internal power dissipation

$P_{I/O}$  = power dissipation on input and output pins (user-determined)

For most applications,  $P_{I/O} < P_{INT}$  and can be neglected.

Ignoring  $P_{I/O}$ , the relationship between  $P_D$  and  $T_J$  is approximately:

$$P_D = \frac{K}{T_J + 273^\circ\text{C}} \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

**12.6 5.0-Volt DC Electrical Characteristics**

Characteristic	Symbol	Min	Typ <sup>(1)</sup>	Max	Unit
Output Voltage $I_{LOAD} = 10.0 \mu A$ $I_{LOAD} = -10.0 \mu A$	$V_{OL}$ $V_{OH}$	— $V_{DD} - 0.1$	— —	0.1 —	V
Output High Voltage ( $I_{LOAD} = -0.8 \text{ mA}$ ) PA7–PA0, PB7/SCK–PB5/SDO, PC7/ $V_{RH}$ –PC0, PD5, TCMP	$V_{OH}$	$V_{DD} - 0.8$	—	—	V
Output Low Voltage ( $I_{LOAD} = 1.6 \text{ mA}$ ) PA7–PA0, PB7/SCK–PB5/SDO, PC7/ $V_{RH}$ –PC0, PD5, TCMP	$V_{OL}$	—	—	0.4	V
Input High Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/ $V_{RH}$ –PC0, PD5, PD7/TCAP, $\overline{IRQ}/V_{PP}$ , $\overline{RESET}$ , OSC1	$V_{IH}$	$0.7 \times V_{DD}$	—	$V_{DD}$	V
Input Low Voltage PA7–PA0, PB7/SCK–PB5/SDO, PC7/ $V_{RH}$ –PC0, PD5, PD7/TCAP, $\overline{IRQ}/V_{PP}$ , $\overline{RESET}$ , OSC1	$V_{IL}$	$V_{SS}$	—	$0.2 \times V_{DD}$	V
Supply Current <sup>(2) (3) (4) (5)</sup> Run Mode Wait Mode (ADC On) Wait Mode (ADC Off) Stop Mode 25°C 0 to 70°C (Standard) –40 to 125°C	$I_{DD}$	— — — — — — —	4.7 2.1 1.3 2 — — —	6.5 2.9 1.9 30 50 100	mA mA mA $\mu A$ $\mu A$ $\mu A$
I/O Ports Hi-Z Leakage Current PA7–PA0, PB7/SCK–PB5/SDO, PC7/ $V_{RH}$ –PC0, PD5	$I_{IL}$	—	—	$\pm 10$	$\mu A$
ADC Ports Hi-Z Leakage Current	$I_{OZ}$	—	—	$\pm 1$	$\mu A$
Input Current $\overline{RESET}$ , $\overline{IRQ}/V_{PP}$ , OSC1, PD7/TCAP	$I_{in}$	—	—	$\pm 1$	$\mu A$
Capacitance Ports (As Inputs or Outputs) $\overline{RESET}$ , $\overline{IRQ}/V_{PP}$	$C_{Out}$ $C_{In}$	— —	— —	12 8	pF
Programming Voltage	$V_{PP}$	16.25	16.5	16.75	V
Programming Current	$I_{PP}$	—	5	10	mA
Programming Time per Byte	$t_{EPGM}$	4	—	—	ms


1. Typical values at midpoint of voltage range, 25°C only
2. Run mode and wait mode  $I_{DD}$  measured using external square wave clock source ( $f_{OSC} = 4.2 \text{ MHz}$ ); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs;  $C_L = 20 \text{ pF}$  on OSC2
3. Wait mode and stop mode  $I_{DD}$  measured with all ports configured as inputs;  $V_{IL} = 0.2 \text{ V}$ ;  $V_{IH} = V_{DD} - 0.2 \text{ V}$
4. Stop mode  $I_{DD}$  measured with  $OSC1 = V_{SS}$
5. Wait mode  $I_{DD}$  affected linearly by OSC2 capacitance

**Electrical Specifications**
**12.7 3.3-Volt DC Electrical Characteristics**

Characteristic	Symbol	Min	Typ <sup>(1)</sup>	Max	Unit
Output Voltage ( $I_{LOAD} \leq 10.0 \mu A$ )	$V_{OL}$ $V_{OH}$	— $V_{DD} - 0.1$	— —	0.1 —	V
Output High Voltage ( $I_{LOAD} = -0.2 mA$ ) PA7-PA0, PB7/SCK-PB5/SDO, PC7/ $V_{RH}$ -PC0, PD5, TCMP	$V_{OH}$	$V_{DD} - 0.3$	—	—	V
Output Low Voltage ( $I_{LOAD} = 0.4 mA$ ) PA7-PA0, PB7/SCK-PB5/SDO, PC7/ $V_{RH}$ -PC0, PD5, TCMP	$V_{OL}$	—	—	0.3	V
Input High Voltage PA7-PA0, PB7/SCK-PB5/SDO, PC7/ $V_{RH}$ -PC0, PD5, PD7/TCAP, $\overline{IRQ}/V_{PP}$ , $\overline{RESET}$ , OSC1	$V_{IH}$	$0.7 \times V_{DD}$	—	$V_{DD}$	V
Input Low Voltage PA7-PA0, PB7/SCK-PB5/SDO, PC7/ $V_{RH}$ -PC0, PD5, PD7/TCAP, $\overline{IRQ}/V_{PP}$ , $\overline{RESET}$ , OSC1	$V_{IL}$	$V_{SS}$	—	$0.2 \times V_{DD}$	V
Data-Retention Mode Supply Voltage	$V_{RM}$	2.0	—	—	V
Supply Current <sup>(2) (3) (4) (5)</sup> Run Mode Wait Mode (ADC On) Wait Mode (ADC Off) Stop Mode 25°C 0 to 70°C (Standard) -40 to 125°C	$I_{DD}$	— — — — — — —	1.6 0.9 0.4 1.0 — — —	2.3 1.3 0.6 20 40 50	mA mA mA $\mu A$ $\mu A$ $\mu A$
I/O Ports Hi-Z Leakage Current PA7-PA0, PB7/SCK-PB5/SDO, PC7/ $V_{RH}$ -PC0, PD5	$I_{IL}$	—	—	$\pm 10$	$\mu A$
Input Current $\overline{RESET}$ , $\overline{IRQ}/V_{PP}$ , OSC1, PD7/TCAP	$I_{in}$	—	—	$\pm 1$	$\mu A$
Capacitance Ports (As Inputs or Outputs) $\overline{RESET}$ , $\overline{IRQ}/V_{PP}$	$C_{Out}$ $C_{In}$	— —	— —	12 8	pF

1. Typical values at midpoint of voltage range, 25°C only
2. Run mode and wait mode  $I_{DD}$  measured using external square wave clock source ( $f_{OSC} = 2.1 MHz$ ); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs;  $C_L = 20 pF$  on OSC2
3. Wait mode and stop mode  $I_{DD}$  measured with all ports configured as inputs;  $V_{IL} = 0.2 V$ ;  $V_{IH} = V_{DD} - 0.2 V$
4. Stop mode  $I_{DD}$  measured with  $OSC1 = V_{SS}$
5. Wait mode  $I_{DD}$  affected linearly by OSC2 capacitance


## 12.8 Driver Characteristics



NOTES:

1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V vs. I curves are approximately straight lines.
2. At  $V_{DD} = 5.0\text{ V}$ , devices are specified and tested for  $V_{OL} \leq 800\text{ mV}$  @  $I_{OL} = -0.8\text{ mA}$ .
3. At  $V_{DD} = 3.3\text{ V}$ , devices are specified and tested for  $V_{OL} \leq 300\text{ mV}$  @  $I_{OL} = -0.2\text{ mA}$ .

Figure 12-1. Typical High-Side Driver Characteristics



NOTES:

1. Shaded area indicates variation in driver characteristics due to changes in temperature and for normal processing tolerances. Within the limited range of values shown, V vs. I curves are approximately straight lines.
2. At  $V_{DD} = 5.0\text{ V}$ , devices are specified and tested for  $V_{OL} \leq 400\text{ mV}$  @  $I_{OL} = 1.6\text{ mA}$ .
3. At  $V_{DD} = 3.3\text{ V}$ , devices are specified and tested for  $V_{OL} \leq 300\text{ mV}$  @  $I_{OL} = 0.4\text{ mA}$ .

Figure 12-2. Typical Low-Side Driver Characteristics

### 12.9 Typical Supply Current vs. Internal Clock Frequency





Figure 12-3. Typical Supply Current vs. Internal Clock Frequency



### 12.10 Maximum Supply Current vs. Internal Clock Frequency



**Figure 12-4. Maximum Supply Current vs. Internal Clock Frequency**

**Electrical Specifications**
**12.11 5.0-Volt Control Timing**

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	$f_{OSC}$	— dc	4.2 4.2	MHz
Internal Operating Frequency ( $f_{OSC} \div 2$ ) Crystal External Clock	$f_{OP}$	— dc	2.1 2.1	MHz
Cycle Time ( $1 \div f_{OP}$ )	$t_{CYC}$	480	—	ns
Crystal Oscillator Startup Time	$t_{OXOV}$	—	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	$t_{ILCH}$	—	100	ms
$\overline{RESET}$ Pulse Width	$t_{RL}$	1.5	—	$t_{CYC}$
Timer Resolution <sup>(1)</sup> Input Capture Pulse Width Input Capture Pulse Period	$t_{RESL}$ $t_H, t_L$ $t_{TLTL}$	4.0 125 Note <sup>(2)</sup>	— — —	$t_{CYC}$ ns $t_{CYC}$
Interrupt Pulse Width Low (Edge-Triggered)	$t_{ILIH}$	125	—	ns
Interrupt Pulse Period	$t_{ILIL}$	Note <sup>(3)</sup>	—	$t_{CYC}$
OSC1 Pulse Width	$t_{OH}, t_{OL}$	90	—	ns
RC Oscillator Stabilization Time	$t_{RCON}$	—	5	$\mu s$
ADC On Current Stabilization Time	$t_{ADON}$	—	100	$\mu s$

1. A 2-bit prescaler in the timer is the limiting factor as it counts  $4 t_{CYC}$


2. The minimum  $t_{TLTL}$  should not be less than the number of interrupt service routine cycles plus  $19 t_{CYC}$

3. The minimum  $t_{ILIL}$  should not be less than the number of interrupt service routine cycles plus  $19 t_{CYC}$

**12.12 3.3 V Control Timing**

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal External Clock	$f_{OSC}$	— dc	2.0 2.0	MHz
Internal Operating Frequency ( $f_{OSC} \div 2$ ) Crystal External Clock	$f_{OP}$	— dc	1.0 1.0	MHz
Cycle Time ( $1 \div f_{OP}$ )	$t_{CYC}$	1	—	ms
Crystal Oscillator Startup Time	$t_{OXOV}$	—	100	ms
Stop Recovery Startup Time (Crystal Oscillator)	$t_{ILCH}$	—	100	ms
$\overline{RESET}$ Pulse Width	$t_{RL}$	1.5	—	$t_{CYC}$
Timer Resolution <sup>(1)</sup> Input Capture Pulse Width Input Capture Pulse Period	$t_{RESL}$ $t_H, t_L$ $t_{TLTL}$	4.0 250 Note <sup>(2)</sup>	— — —	$t_{CYC}$ ns $t_{CYC}$
Interrupt Pulse Width Low (Edge-Triggered)	$t_{ILIH}$	250	—	ns
Interrupt Pulse Period	$t_{ILIL}$	Note <sup>(3)</sup>	—	$t_{CYC}$
OSC1 Pulse Width	$t_{OH}, t_{OL}$	200	—	ns

1. A 2-bit prescaler in the timer is the limiting factor as it counts  $4 t_{CYC}$
2. The minimum  $t_{TLTL}$  should not be less than the number of interrupt service routine cycles plus  $19 t_{CYC}$
3. The minimum  $t_{ILIL}$  should not be less than the number of interrupt service routine cycles plus  $19 t_{CYC}$


**Figure 12-5. Test Load**



Advance Information — MC68HC705P9

## Section 13. Mechanical Specifications

### 13.1 Contents


13.2	Introduction . . . . .	149
13.3	28-Pin PDIP — Case #710 . . . . .	149
13.4	28-Pin Cerdip — Case #733 . . . . .	150
13.5	28-Pin SOIC — Case #751F . . . . .	150

### 13.2 Introduction

The MC68HC705P9 is available in the following packages:

- Case 710 — Plastic dual in-line package (PDIP)
- Case 733 — Ceramic dual in-line package (Cerdip)
- Case 751F — Small outline integrated circuit (SOIC)

### 13.3 28-Pin PDIP — Case #710




- NOTES:
1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
  2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	36.45	37.21	1.435	1.465
B	13.72	14.22	0.540	0.560
C	3.94	5.08	0.155	0.200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54 BSC		0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	15.24 BSC		0.600 BSC	
M	0°	15°	0°	15°
N	0.51	1.02	0.020	0.040

Mechanical Specifications

13.4 28-Pin Cerdip — Case #733




NOTES:

1. DIMENSIONS A AND B INCLUDES MENISCUS.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.435	1.490	36.45	37.84
B	0.500	0.605	12.70	15.36
C	0.160	0.230	4.06	5.84
D	0.015	0.022	0.38	0.55
F	0.050	0.065	1.27	1.65
G	0.100 BSC		2.54 BSC	
J	0.008	0.012	0.20	0.30
K	0.125	0.160	3.18	4.06
L	0.600 BSC		15.24 BSC	
M	0°	15°	0°	15°
N	0.020	0.050	0.51	1.27

13.5 28-Pin SOIC — Case #751F



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	17.80	18.05	0.701	0.711
B	7.40	7.60	0.292	0.299
C	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.41	0.90	0.016	0.035
G	1.27 BSC		0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.13	0.29	0.005	0.011
M	0°	8°	0°	8°
P	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

## Section 14. Ordering Information

### 14.1 Contents

14.2 Introduction .....151  
 14.3 MC Order Numbers .....151

### 14.2 Introduction

This section contains ordering numbers for the MC68HC705P9.

### 14.3 MC Order Numbers

**Table 14-1. Order Numbers**

Package Type	Case Outline	Pin Count	Operating Temperature	Order Number
Plastic DIP <sup>(1)</sup>	710	28	0 to +70°C -40 to +85°C -40 to +105°C -40 to +125°C	MC68HC705P9P MC68HC705P9CP MC68HC705P9VP MC68HC705P9MP
SOIC <sup>(2)</sup>	733	28	0 to +70°C -40 to +85°C -40 to +105°C -40 to +125°C	MC68HC705P9DW MC68HC705P9CDW MC68HC705P9VDW MC68HC705P9MDW
CERDIP <sup>(3)</sup>	751F	28	0 to +70°C -40 to +85°C -40 to +105°C -40 to +125°C	MC68HC705P9S MC68HC705P9CS MC68HC705P9VS MC68HC705P9MS

- 1. DIP = dual in-line package
- 2. SOIC = small outline integrated circuit
- 3. CERDIP = ceramic DIP





**Technical Data — MC68HC705P9**

**Index**

<b>A</b>	<b>C</b>
accumulator (A) . . . . .	C bit . . . . .
ADC . . . . .	case outlines . . . . .
ADC (analog-to-digital converter)	CCF bit . . . . .
block diagram . . . . .	ceramic resonator circuit . . . . .
features . . . . .	CH[2:0] bits . . . . .
I/O register summary . . . . .	condition code register
I/O registers . . . . .	(CCR) . . . . .
low-power modes . . . . .	COP register (COPR) . . . . .
ADC data register (ADDR) . . . . .	COP watchdog
ADC status and control	COP in stop mode . . . . .
register (ADSCR) . . . . .	COP in wait mode . . . . .
addressing modes . . . . .	COP register (COPR) . . . . .
ADON bit . . . . .	enabling and disabling . . . . .
ADRC bit . . . . .	features . . . . .
alternate timer registers (ATRH/L) . . . . .	operation . . . . .
ALU . . . . .	timeout period . . . . .
AN[3:0] bits . . . . .	COP watchdog reset . . . . .
arithmetic/logic unit (ALU) . . . . .	COPC bit . . . . .
	COPE bit . . . . .
<b>B</b>	CPU . . . . .
bootloader ROM . . . . .	block diagram . . . . .
bootload procedure . . . . .	control unit . . . . .
bootloader circuit . . . . .	features . . . . .
location . . . . .	instruction set summary . . . . .
brownout . . . . .	instruction types . . . . .
bypass capacitors . . . . .	instructions set . . . . .
	opcode map . . . . .
	registers . . . . .

Freescale Semiconductor, Inc.

**Index**

CPU registers . . . . .36, 50, 53, 57, 72  
 accumulator (A) . . . . .49–50, 53  
 condition code register  
     (CCR) .45, 55, 69, 71–72, 112–115  
 index register (X) . . . . .49–53  
 program counter (PC) . . . . .52, 55, 66, 72  
 stack pointer (SP) . . . . .36

crystal  
 AT-cut . . . . .27  
 strip . . . . .27  
 tuning fork . . . . .27  
 crystal oscillator circuit . . . . .27

**D**

data direction registers . . . . .121–122, 125  
 data direction register A (DDRA) . .29, 83  
 data direction register B (DDRB) . .29, 86  
 data direction register C (DDRC) . .29, 89  
 data direction register D (DDRD) . .29, 92  
 data-retention mode . . . . .80  
 DCOL bit . . . . .126  
 DDRA[7:0] bits . . . . .83  
 DDRB[7:5] bits . . . . .86  
 DDRC[7:0] bits . . . . .89  
 DDRD5 bit . . . . .92

**E**

electrical specifications  
 control timing . . . . .146–147  
 current versus internal clock  
     frequency . . . . .144–145  
 DC electrical characteristics . . .141–142  
 driver characteristics . . . . .143  
 maximum ratings . . . . .138  
 power considerations . . . . .140  
 electrostatic damage . . . . .81  
 EPGM bit . . . . .38  
 EPROM erasure . . . . .37, 41  
 EPROM programming register (EPROG) . .38

EPROM/OTPROM  
 bootloader circuit . . . . .40  
 EPROM erasing . . . . .41  
 locations . . . . .37  
 programming . . . . .37  
 external interrupt . . . . .29, 69–70, 98, 116  
 external interrupt vector . . . . .72  
 external reset . . . . .67, 98, 116

**F**

features . . . . .21

**I**

I bit . . . . .69, 71–72, 112–115  
 I/O bits  
 ADON bit . . . . .135–136  
 ADRC bit . . . . .132, 134, 136  
 AN[3:0] bits . . . . .88  
 C bit . . . . .55  
 CCF bit . . . . .132, 134  
 CH[2:0] bits . . . . .135  
 COPC bit . . . . .68, 97–98  
 COPE bit . . . . .42  
 DCOL bit . . . . .126  
 DDRA[7:0] bits . . . . .83  
 DDRB[7:5] bits . . . . .86  
 DDRC[7:0] bits . . . . .89  
 DDRD5 bit . . . . .92  
 EPGM bit . . . . .38  
 I bit . . . . .69, 71–72, 112–115  
 ICF bit . . . . .71, 108, 111, 114, 116  
 ICIE bit . . . . .71, 108–109  
 IEDG bit . . . . .110  
 IRQ bit . . . . .42  
 LATCH bit . . . . .38  
 MSTR bit . . . . .126  
 OCF bit . . . . .71, 108, 111, 115  
 OCIE bit . . . . .71, 108–109  
 OLVL bit . . . . .104, 110  
 PA[7:0] bits . . . . .83  
 PB[7:5] bits . . . . .85

PC[7:0] bits	88	output compare registers	
PD5 bit	91	(OCRH/L)	110–111, 115
PD7 bit	91	output compare registers	
SIOP bit	42	(OCRH/OCRL)	104
SPE bit	121–122, 125, 127	port A data register (PORTA)	83
SPIF bit	126	port B data register (PORTB)	85
TOF bit	71, 108, 111–113	port C data register (PORTC)	88
TOIE bit	71, 108–109	port D data register (PORTD)	91
I/O pins		SIOP control register	
IRQ/V <sub>PP</sub> pin	22, 29, 38–39, 42, 69	(SCR)	121, 125, 127
OSC1 pin	27	SIOP data register (SDR)	126–127
OSC2 pin	27	SIOP status register (SSR)	126
PB5/SDO pin	86, 120–122, 125	timer control register (TCR)	71, 109
PB6/SDI pin	86, 120–122, 125	timer registers (TRH/L)	110–112
PB7/SCK pin	85, 120–122, 125	timer status register	
PC3/AN0 pin	135	(TSR)	71, 110, 114–115
PC3/AN3 pin	88, 131	ICF bit	71, 108, 111, 114, 116
PC4/AN2 pin	88, 131, 135	ICIE bit	71, 108–109
PC5/AN1 pin	88, 131, 135	IEDG bit	110
PC6/AN0 pin	88, 131, 135	index register (X)	49–53
PC7/V <sub>RH</sub> pin	88, 131	input capture interrupt	100
PD7/TCAP pin	39, 90, 103, 110–111	input capture registers	
RESET pin	28, 39, 66–68	(ICRH/L)	103, 110–111, 114, 116
TCMP pin	29, 103–104, 110, 115	instruction set	49
V <sub>SS</sub> pin	26	addressing modes	50
I/O port pin termination	81	instruction set summary	58
I/O registers		instruction types	52
ADC data register (ADDR)	132, 134–136	opcode map	64
ADC status and control		internal clock	96
register (ADSCR)	132, 134	frequency	27
alternate timer registers (ATRH/L)	113	internal RC oscillator	132, 134–135
COP register (COPR)	68, 97	Interrupt	108
data direction register A (DDRA)	83	interrupts	
data direction register B (DDRB)	86	external interrupt	69
data direction register C (DDRC)	89	external interrupt logic	69
data direction register D (DDRD)	92	external interrupt timing	70
EPROM programming		interrupt flowchart	74
register (EPROG)	38	interrupt processing	72
input capture registers (ICRH/ICRL)	103	interrupt sources	68
input capture registers		interrupt stacking order	72
(ICRH/L)	110–111, 114, 116	reset/interrupt vector addresses	73
mask option register			
(MOR)	22, 37, 42, 96		

**Index**

software interrupt .....	69		
timer interrupts .....	71		
IRQ bit .....	42		
IRQ latch .....	69		
IRQ/V <sub>PP</sub> pin .....	22, 29, 38–39, 42, 69		
<b>J</b>			
junction temperature .....	140		
<b>L</b>			
LATCH bit .....	38		
low voltage protection .....	68		
low-power modes			
ADC in stop and wait modes .....	136		
COP in stop and wait modes .....	98		
data-retention mode .....	80		
SIOP in stop and wait modes .....	128		
STOP instruction flowchart .....	77		
stop mode .....	75		
stop recovery timing .....	76		
STOP/WAIT clock logic .....	80		
timer in stop and wait modes .....	116		
WAIT instruction flowchart .....	79		
wait mode .....	78		
<b>M</b>			
mask option register (MOR) .....	22, 37, 42, 96		
mechanical specifications			
packages .....	148		
memory			
EPROM/OTPROM .....	37		
features .....	31		
parallel I/O register summary .....	33		
RAM .....	36		
MSTR bit .....	126		
<b>N</b>			
noise .....	26, 28		
<b>O</b>			
OCF bit .....	71, 108, 111, 115		
OCIE bit .....	71, 108–109		
OLVL bit .....	104, 110		
on-chip oscillator .....	27		
frequency .....	27		
stabilization delay .....	66, 98, 128		
opcode map .....	64		
operating temperature .....	151		
options			
programmable .....	22		
order numbers .....	151		
OSC1 pin .....	27		
OSC2 pin .....	27		
output compare interrupt .....	100, 104		
output compare registers			
(OCRH/L) .....	104, 110–111, 115		
<b>P</b>			
PA[7:0] bits .....	83		
package dimensions			
Cerdip .....	150		
PDIP .....	149		
SOIC .....	150		
package types .....	151		
PB[7:5] bits .....	85		
PB5/SDO pin .....	86, 120–122, 125		
PB6/SDI pin .....	86, 120–122, 125		
PB7/SCK pin .....	85, 121–122, 125		
PB7SCK pin .....	120		
PC[7:0] bits .....	88		
PC3/AN3 pin .....	88, 131, 135		
PC4/AN2 pin .....	88, 131, 135		
PC5/AN1 pin .....	88, 131, 135		
PC6/AN0 pin .....	88, 131, 135		

PC7/V<sub>RH</sub> pin .....88, 131

PD5 bit .....91

PD7 bit .....91

PD7/TCAP pin .....39, 90, 103, 110–111

pin assignments .....26

pin functions .....26

port A .....29, 83

    data direction register A (DDRA) .....83

    port A data register (PORTA) .....83

port B .....29, 85

    data direction register B (DDRB) .....86

    port B data register (PORTB) .....85

port C .....29, 87

    data direction register C (DDRC) .....89

    port C data register (PORTC) .....88

port D .....29, 90

    data direction register D (DDRD) .....92

    port D data register (PORTD) .....91

ports .....81

    parallel I/O port register summary .....82

    port A .....83

    port B .....85

    port C .....87

    port D .....90

power dissipation .....136, 140

power supply (V<sub>DD</sub>) .....26, 41

power supply (V<sub>PP</sub>) .....41

power-on reset .....66

program counter (PC) .....52, 55, 66, 72

programmable options

    COP watchdog enable/disable .....22, 96

    external interrupt pin triggering .....22, 42

    SIOPI data format .....22, 120

**Q**

quartz window .....37

**R**

RAM

    locations .....36

    stack .....36

Reading .....112

registers

    ADC I/O register summary .....131

    CPU registers .....45

    parallel I/O port register summary .....82

    parallel I/O register summary .....33

    SIOPI I/O register summary .....119

    timer I/O register summary .....102

$\overline{\text{RESET}}$  pin .....28, 39, 66–68

reset sources

    COP watchdog .....66

    power-on .....66

$\overline{\text{RESET}}$  pin .....66

reset vector .....66

resets .....66

    COP watchdog reset .....68, 96

    COP watchdog reset operation .....96

    external reset .....67

    external reset timing .....67

    low-voltage protection reset .....68

    power-on reset (POR) .....66

    power-on reset (POR) timing .....67

    reset sources .....66

    reset/interrupt vector addresses .....73

**S**

SIOPI (serial input/output port)

    block diagram .....119

    description .....118

    features .....118

    I/O register summary .....119

    I/O registers .....125

    low-power modes .....128

    operation .....120

    timing .....123–124

SIOPI bit	42	I/O register summary	102
SIOPI control register (SCR)	121, 125, 127	I/O registers	108
SIOPI data register (SDR)	126–127	interrupts	71, 108
SIOPI status register (SSR)	126	low-power modes	116
software failure	96	operation	101
software interrupt vector	72	reading	101, 113
SPE bit	121–122, 125, 127	timing	105–107
specifications		timer control register (TCR)	71, 109
See "electrical specifications."		timer interrupt vector	72
See "mechanical specifications."	148	timer registers (TRH/L)	110–112
SPIFI bit	126	timer resolution	101
stack pointer (SP)	36	timer status register (TSR)	71, 110, 114–115
stack RAM	36, 72	TOFI bit	71, 108, 111–113
stop mode	75	TOIE bit	71, 108–109
effect on ADC	136		
effect on capture/compare timer	116	<b>V</b>	
effect on COP watchdog	98	V <sub>DD</sub> power supply	26, 41
effect on SIOPI	128	V <sub>PP</sub> power supply	41
STOP instruction flowchart	77	V <sub>SS</sub> pin	26
stop recovery timing	76		
STOP/WAIT clock logic	80	<b>W</b>	
supply voltage (V <sub>DD</sub> )	96, 138	wait mode	78
		effect on ADC	136
<b>T</b>		effect on capture/compare timer	116
TCMP pin	29, 103–104, 110, 115	effect on COP watchdog	98
thermal resistance	139–140	effect on SIOPI	128
timer		STOP/WAIT clock logic	80
block diagram	101	WAIT instruction flowchart	79
features	100		



**Freescale Semiconductor, Inc.**

**Freescale Semiconductor, Inc.**

**For More Information On This Product,  
Go to: [www.freescale.com](http://www.freescale.com)**

**Home Page:**

[www.freescale.com](http://www.freescale.com)

**email:**

[support@freescale.com](mailto:support@freescale.com)

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
 Technical Information Center, CH370  
 1300 N. Alma School Road  
 Chandler, Arizona 85224  
 (800) 521-6274  
 480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
 Technical Information Center  
 Schatzbogen 7  
 81829 Muenchen, Germany  
 +44 1296 380 456 (English)  
 +46 8 52200080 (English)  
 +49 89 92103 559 (German)  
 +33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

**Japan:**

Freescale Semiconductor Japan Ltd.  
 Headquarters  
 ARCO Tower 15F  
 1-8-1, Shimo-Meguro, Meguro-ku  
 Tokyo 153-0064, Japan  
 0120 191014  
 +81 2666 8080  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
 Technical Information Center  
 2 Dai King Street  
 Tai Po Industrial Estate,  
 Tai Po, N.T., Hong Kong  
 +800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor  
 Literature Distribution Center  
 P.O. Box 5405  
 Denver, Colorado 80217  
 (800) 441-2447  
 303-675-2140  
 Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

