



Table Number	LIST OF TABLES	Page Number
1-1	MC68F375 Pin Usage	1-8
2-1	Pin Characteristics.....	2-1
2-2	Power Connections.....	2-3
2-3	Output Driver Types.....	2-4
2-4	Signal Characteristics	2-4
2-5	Signal Functions	2-6
3-1	Unimplemented MC68020 Instructions.....	3-10
3-2	Instruction Set Summary	3-11
3-3	Exception Vector Assignments	3-17
3-4	BDM Source Summary.....	3-21
3-5	Polling the BDM Entry Source	3-22
3-6	Background Mode Command Summary.....	3-23
3-7	CPU Generated Message Encoding.....	3-26
4-1	SCIMMCR Bit Descriptions.....	4-3
4-2	SCIMMCR Noise Control Bits.....	4-4
4-3	Show Cycle Enable Bits.....	4-5
4-4	Effects of FREEZE Assertion.....	4-5
4-5	System Clock Sources.....	4-6
4-6	CLKOUT Frequency: Slow Reference; 32.768 KHz Reference	4-10
4-7	CLKOUT In Fast Reference Mode with 4.0 MHz Reference	4-13
4-8	Port Reset Condition.....	4-20
4-9	SYPCR Bit Descriptions	4-24
4-10	Bus Monitor Period	4-25
4-11	SWP Reset States	4-26
4-12	Software Watchdog Divide Ratio	4-27
4-13	PTP Reset States	4-29
4-14	Periodic Interrupt Priority	4-30
4-15	PICR Bit Descriptions	4-31
4-16	PITR Bit Descriptions.....	4-31
4-17	Size Signal Encoding.....	4-34
4-18	Address Space Encoding	4-35
4-19	Effect of DSACK Signals	4-36
4-20	Operand Alignment.....	4-38
4-21	DSACK, BERR, and HALT Assertion Results	4-47
4-22	Reset Source Summary.....	4-55
4-23	RSR Bit Descriptions	4-56
4-24	SCIM2E Pin States During Reset.....	4-59
4-25	Pins Associated with Basic Configuration Options	4-60
4-26	Mode Configuration During Reset	4-61
4-27	Fully (16-bit) Expanded Mode Reset Configuration.....	4-66

Table Number

Page Number



4-28	Reset Pin Function of $\overline{CS}[10:6]$	4-67
4-29	Reset Configuration for MC68F375 Memory Modules	4-67
4-30	Partially (8-bit) Expanded Mode Reset Configuration.....	4-68
4-31	CSPAR0 Pin Assignments.....	4-76
4-32	CSPAR1 Pin Assignments.....	4-77
4-33	Reset Pin Function of $\overline{CS}[10:6]$	4-77
4-34	Pin Assignment Field Encoding	4-77
4-35	Block Size Encoding	4-79
4-36	CSBARBT/CSBAR Bit Descriptions	4-80
4-37	CSOR Bit Descriptions	4-81
4-38	DSACK Field Encoding.....	4-82
4-39	Interrupt Priority Level Field Encoding.....	4-83
4-40	Chip-Select Base and Option Register Reset Values	4-86
4-41	\overline{CSBOOT} Base and Option Register Reset Values	4-87
4-42	General-Purpose I/O Ports	4-87
4-43	Port E Pin Assignments	4-90
4-44	Port F Pin Assignments	4-92
4-45	PFPAR Pin Functions	4-92
5-1	Multiplexed Analog Input Channels	5-5
5-2	Analog Input Channels	5-11
5-3	Queue 1 Priority Assertion.....	5-15
5-4	QADC64 Clock Programmability	5-28
5-5	QADC64 Status Flags and Interrupt Sources.....	5-31
5-6	QADC64 Address Map	5-34
5-7	QADC64MCR Bit Settings	5-35
5-8	QADC64INT Bit Settings	5-36
5-9	PORTQA, PORTQB Bit Settings	5-37
5-10	DDRQA Bit Settings.....	5-37
5-11	QACR0 Bit Settings	5-38
5-12	QACR1 Bit Settings	5-39
5-13	Queue 1 Operating Modes	5-39
5-14	QACR2 Bit Settings	5-41
5-15	Queue 2 Operating Modes	5-42
5-16	QASR0 Bit Settings	5-43
5-17	Queue Status.....	5-44
5-18	QASR1 Bit Settings	5-45
5-19	CCW Bit Settings.....	5-49
5-20	Non-Multiplexed Channel Assignments and Pin Designations.....	5-50
5-21	Multiplexed Channel Assignments and Pin Designations.....	5-50
5-22	AMUX I/O Functionality	5-53
6-1	QSMCM Register Map.....	6-3
6-2	QSMCM Global Registers	6-5

Table Number

Page Number



6-3 QSMCMCCR Bit Settings.....	6-7
6-4 QILR Bit Settings	6-8
6-5 QIVR Bit Settings.....	6-8
6-6 QSPI_IL Bit Settings.....	6-8
6-7 QSMCM Pin Control Registers	6-9
6-8 Effect of DDRQS on QSPI Pin Function	6-10
6-9 QSMCM Pin Functions	6-11
6-10 PQSPAR Bit Settings.....	6-12
6-11 DDRQS Bit Settings.....	6-13
6-12 QSPI Register Map.....	6-16
6-13 SPCR0 Bit Settings.....	6-17
6-14 Bits Per Transfer.....	6-17
6-15 SPCR1 Bit Settings.....	6-18
6-16 SPCR2 Bit Settings.....	6-19
6-17 SPCR3 Bit Settings.....	6-20
6-18 SPSR Bit Settings.....	6-21
6-19 Command RAM Bit Settings	6-23
6-20 QSPI Pin Functions	6-24
6-21 Example SCK Frequencies with a 40-MHz System Clock	6-35
6-22 SCI Registers.....	6-44
6-23 SCCxR0 Bit Settings.....	6-45
6-24 SCCxR1 Bit Settings.....	6-46
6-25 SCxSR Bit Settings.....	6-48
6-26 SCxSR Bit Settings.....	6-50
6-27 SCI Pin Functions	6-50
6-28 Serial Frame Formats	6-51
6-29 Examples of SCLx Baud Rates	6-52
6-30 Effect of Parity Checking on Data Size.....	6-52
6-31 QSCI1CR Bit Settings.....	6-57
6-32 QSCI1SR Bit Settings.....	6-59
7-1 Common Extended/Standard Format Frames.....	7-5
7-2 Message Buffer Codes for Receive Buffers.....	7-5
7-3 Message Buffer Codes for Transmit Buffers.....	7-5
7-4 Extended Format Frames	7-6
7-5 Standard Format Frames.....	7-6
7-6 Receive Mask Register Bit Values.....	7-8
7-7 Mask Examples for Normal/Extended Messages	7-8
7-8 Example System Clock, CAN Bit Rate and S-Clock Frequencies	7-9
7-9 Interrupt Sources and Vector Addresses.....	7-20
7-10 TouCAN Register Map.....	7-22
7-11 TCNMCR Bit Settings.....	7-24
7-12 CANICR Bit Settings.....	7-26
7-13 CANCTRL0 Bit Settings.....	7-26
7-14 RX MODE[1:0] Configuration.....	7-27

Table Number

Page Number



7-15	Transmit Pin Configuration	7-27
7-16	CANCTRL1 Bit Settings.....	7-28
7-17	PRES DIV Bit Settings.....	7-29
7-18	CANCTRL2 Bit Settings.....	7-29
7-19	TIMER Bit Settings	7-30
7-20	RXGMSKHI, RXGMSKLO Bit Settings	7-30
7-21	ESTAT Bit Settings	7-31
7-22	Transmit Bit Error Status	7-32
7-23	Fault Confinement State Encoding	7-33
7-24	IMASK Bit Settings	7-33
7-25	IFLAG Bit Settings	7-33
7-26	RXECTR, TXECTR Bit Settings	7-34
8-1	Enhanced TCR1 Prescaler Divide Values	8-6
8-2	TCR1 Prescaler Values	8-6
8-3	TCR2 Counter Clock Source	8-7
8-4	TCR2 Prescaler Control.....	8-8
8-5	TPU3 Register Map	8-9
8-6	TPUMCR Bit Settings	8-11
8-7	DSCR Bit Settings	8-12
8-8	DSSR Bit Settings.....	8-13
8-9	TICR Bit Settings	8-14
8-10	CIER Bit Settings	8-14
8-11	CFSRx Bit Settings.....	8-15
8-12	HSQRx Bit Settings	8-16
8-13	HSSRx Bit Settings.....	8-17
8-14	CPRx Bit Settings	8-17
8-15	Channel Priorities	8-17
8-16	CISR Bit Settings	8-18
8-17	TPUMCR2 Bit Settings	8-19
8-18	Entry Table Bank Location.....	8-19
8-19	System Clock Frequency/Minimum Guaranteed Detected Pulse	8-20
8-20	TPUMCR3 Bit Settings	8-20
8-21	Parameter RAM Address Map.....	8-21
9-1	DPTRAM Register Map	9-3
9-2	DPTMCR Bit Settings	9-4
9-3	DPTBAR Bit Settings.....	9-5
10-1	CMFI EEPROM Module External Signals.....	10-6
10-2	CMFI EEPROM Memory Map with 32-Bit Word	10-7
10-3	CMFI Control Register Addressing	10-9
10-4	CMFIMCR Bit Settings.....	10-10
10-5	CMFITST Bit Settings	10-13
10-6	CMF Programming Algorithm (v6 and Later).....	10-13

Table Number

Page Number



10-7	CMF Erase Algorithm (v6)	10-14
10-8	CMFIBAR (CMFIBAH, CMFIBAL) Bit Settings	10-15
10-9	CMFICTL1 Bit Settings	10-16
10-10	CMFICTL2 Bit Settings	10-17
10-11	System Clock Range	10-20
10-12	Clock Period Exponent and Pulse Width Range	10-21
10-13	Program Interlock State Descriptions	10-28
10-14	Results of Programming Margin Read	10-30
10-15	Register Shadow Information	10-31
10-16	Erase Interlock State Descriptions	10-33
11-1	RAMMCR Bit Settings	11-4
11-2	RASP Encoding	11-4
11-3	RAMBAH, RAMBAL Bit Settings	11-5
11-4	SRAM Array Read/Write Minimum Access Times	11-6
12-1	ROM Module Register Map	12-3
12-2	ROMMCR Bit Settings	12-4
12-3	BAR (ROMBAH, ROMBAL) Bit Settings	12-6
12-4	SIGHI Bit Settings	12-6
12-5	SIGLO Bit Settings	12-7
12-6	Minimum ROM Module Access Times	12-11
13-1	CTM9 Configuration Description	13-3
13-2	FCSM Register Map	13-7
13-3	FMSMSIC Bit Settings	13-8
13-4	MCSM Register Map	13-12
13-5	MCSMSIC Bit Settings	13-13
13-6	SASM Register Map	13-20
13-7	SICA Bit Settings	13-21
13-8	DASM Modes of Operation	13-25
13-9	DASM PWM Example Output Frequencies/Resolutions at fSYS = 16 MHz	13-34
13-10	DASM Register Map	13-35
13-11	DASMSIC Bit Settings	13-36
13-12	PWM Pulse and Frequency Ranges (in Hz) Using /2 Option (16.78 MHz)	13-43
13-13	PWM Pulse and Frequency Ranges (in Hz) Using /3 Option (16.78 MHz)	13-43
13-14	PWMSM Register Map	13-45
13-15	PWMSIC Bit Settings	13-46
13-16	PWMSM Output Pin Polarity Selection	13-48
13-17	PWMSM Clock Rate Selection	13-48
13-18	BIUSM Register Map	13-51
13-19	BIUMCR Bit Settings	13-51
13-20	CPSM Register Map	13-53



13-21	CPCR Bit Settings	13-54
13-22	Prescaler Division Ratio Select.....	13-54
A-1	TouCAN (CAN 2.0B Controller).....	A-2
A-2	CTM9 (Configurable Timer Module).....	A-4
A-3	QADC64 (Queued Analog-to-Digital Converter)	A-7
A-4	CMFI (CDR MoneT FLASH FOR THE IMB3)	A-8
A-5	ROM Module	A-8
A-6	Overlay SRAM Modules (Static Random Access Memory)	A-9
A-7	DPTRAM (Dual-Port TPU RAM)	A-9
A-8	SCIM2E (Single-Chip Integration Module)	A-10
A-9	SRAM Module (Static Random Access Memory).....	A-12
A-10	QSMCM (Queued Serial Multi-Channel Module)	A-12
A-11	TPU3 (Time Processor Unit)	A-14
D-1	Bank 0 Functions	D-2
D-2	Bank 1 Functions	D-2
D-3	QOM Bit Encoding	D-5
D-4	SIOP Function Valid CHAN_Control Options.....	D-44
D-5	SIOP State Timing	D-46
E-1	Absolute Maximum Ratings.....	E-1
E-2	Thermal Characteristics	E-2
E-3	DC Characteristics	E-2
E-4	Clock Control Timing.....	E-5
E-5	AC Timing.....	E-6
E-6	Background Debugging Mode Timing	E-17
E-7	ECLK Bus Timing	E-18
E-8	QSPI Timing.....	E-20
E-9	Time Processor Unit (TPU3) Timing	E-23
E-10	QADC64 Maximum Ratings	E-24
E-11	QADC64 DC Electrical Characteristics (Operating)	E-25
E-12	QADC64 AC Electrical Characteristics (Operating)	E-26
E-13	QADC64 Conversion Characteristics (Operating).....	E-27
E-14	AMUX_HV Absolute Maximum Ratings	E-28
E-15	AMUX_HV DC Electrical Characteristics (Operating)	E-28
E-16	AMUX_HV Conversion Characteristics (Operating).....	E-29
E-17	CTM9 5 V, 16.78 MHz Operating Conditions	E-29
E-18	CTM9 5 V, 25 MHz Operating Conditions	E-29
E-19	FCSM Timing Characteristics.....	E-30
E-20	MCSM Timing Characteristics.....	E-30
E-21	SASM Timing Characteristics.....	E-31
E-22	DASM Timing Characteristics	E-31
E-23	PWMSM Timing Characteristics.....	E-32
E-24	TouCAN AC Characteristics.....	E-32
E-25	CMFI Program and Erase Characteristics.....	E-33

**Table
Number**

**Page
Number**



E-26 CMFI AC and DC Power Supply Characteristics E-33

E-27 CMFI FLASH EEPROM Module Life E-34

E-28 IMB3 ROM AC/DC Characteristics..... E-36

