



## APPENDIX E ELECTRICAL CHARACTERISTICS

### E.1 Absolute Maximum Ratings

**Table E-1 Absolute Maximum Ratings**

Num	Rating	Symbol	Value	Unit
1	3.3V Supply Voltage <sup>1, 2, 6</sup> 5V Supply Voltage	$V_{DDL}, V_{DDDP-}$ TRAM $V_{DDH}$	– 0.3 to + 4.0 – 0.3 to + 6.0	V
2	Input Voltage <sup>1, 2, 4, 6</sup>	$V_{in}$	– 0.3 to + 5.5	V
3	Instantaneous Maximum Current Single pin limit (applies to all pins) <sup>1, 4, 5, 6</sup>	$I_D$	25	mA
4	Operating Maximum Current Digital Input Disruptive Current <sup>3, 4, 5, 6, 7</sup> $V_{NEGCLAMP} \equiv -0.3\text{ V}$ $V_{POSCLAMP} \equiv V_{DD} + 0.3$	$I_{ID}$	– 500 to 500	$\mu\text{A}$
5	Operating Temperature Range No Suffix “C” Suffix “V” Suffix “M” Suffix	$T_A$	$T_L$ to $T_H$ 0 to 70 – 40 to 85 – 40 to 105 – 40 to 125	$^{\circ}\text{C}$
6	Storage Temperature Range	$T_{stg}$	– 55 to 150	$^{\circ}\text{C}$

**NOTES:**

1. Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
3. All functional non-supply pins are internally clamped to  $V_{SS}$ . All functional pins except EXTAL and XFC are internally clamped to  $V_{DD}$ . Does not include QADC64 pins (see [Table E-10](#)).
4. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
5. Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions except for  $V_{PP}$ .
6. This parameter is periodically sampled rather than 100% tested.
7. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

### E.2 Radiated Emissions

Characterization of device emissions will be performed per SAE J1752/3 issued March 1995.

## E.3 Thermal Characteristics



**Table E-2 Thermal Characteristics**

Num	Characteristic	Symbol	Value	Unit
1	Thermal Resistance Thermal Resistance 217 /P4 PBGA Package	$\Theta_{JA}$	TBD	$^{\circ}\text{C/W}$

The average chip-junction temperature ( $T_J$ ) in C can be obtained from:

$$T_J = T_A + (P_D \times \Theta_{JA}) \quad (1)$$

where:

$T_A$  = Ambient Temperature,  $^{\circ}\text{C}$

$\Theta_{JA}$  = Package Thermal Resistance, Junction-to-Ambient,  $^{\circ}\text{C/W}$

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$ , Watts — Chip Internal Power

$P_{I/O}$  = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K + (T_J + 273^{\circ}\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D + (T_A + 273^{\circ}\text{C}) + \Theta_{JA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## E.4 DC Characteristics

**Table E-3 DC Characteristics**

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Num	Characteristic	Symbol	Min	Max	Unit
1a	3v Input High Voltage, EPEB0	$V_{IH3}$	2.0	$V_{DDH} + 0.3$	V
1b	5v Input High Voltage <sup>1</sup> Groups 2 and 7 pins, except EPEB0 Groups 1, 5, and 6 pins	$V_{IH5}$	0.7 ( $V_{DDH}$ )	$V_{DDH} + 0.3$	V
			3.3	$V_{DDH} + 0.3$	V
2a	3v Input Low Voltage, EPEB0	$V_{IL3}$	$V_{SS} - 0.3$	0.8	V
2b	5v Input Low Voltage <sup>1</sup> Groups 2 and 7 pins, except EPEB0 Groups 1, 5, and 6 pins	$V_{IL5}$	$V_{SS} - 0.3$	0.2 ( $V_{DDH}$ )	V
			$V_{SS} - 0.3$	2.3	V
3	Input Hysteresis $\overline{\text{BKPT}}/\overline{\text{DSCLK}}$ , CTM2C, Port CT, $\overline{\text{IPIPE}}/\overline{\text{DSO}}$ , Port A, Port B, Port E[7:3], Port F, Port G, Port H, $\overline{\text{RESET}}$ , $\overline{\text{IFETCH}}/\overline{\text{DSI}}$ , Port TP, T2CLK	$V_{HYS}$	0.5	—	V
4	3v and 5v Input Leakage Current <sup>1</sup> $V_{in} = V_{DD}$ or $V_{SS}$ all I/O and Input-only pins	$I_{in}$	-1.0	1.0	$\mu\text{A}$
5	High Impedance (Off-State) Leakage Current <sup>1</sup> $V_{in} = V_{DD}$ or $V_{SS}$ All I/O and Output-only pins	$I_{OZ}$	-1.0	1.0	$\mu\text{A}$

### Table E-3 DC Characteristics (Continued)

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ )



Num	Characteristic	Symbol	Min	Max	Unit
6	3v Output High Voltage $I_{OH} = -.01 \text{ mA}$ XTAL	$V_{OH3}$	2.4	—	V
6a	5v Fast Output High Voltage <sup>1, 2</sup> $I_{OH} = -2.0 \text{ mA}$ Groups 3 and 4 Output-only and Groups 5, 6, and 7 I/O pins	$V_{OH5}$	$V_{DDH} - 0.7$	—	V
6b	5v Slow Output High Voltage <sup>2</sup> $I_{OH} = -0.4 \text{ mA}$ Ports A, B, C, E, F, G, H	$V_{OH5S}$	$V_{DDH} - 0.7$	—	V
7	3v Output Low Voltage $I_{OL} = .01 \text{ mA}$ XTAL	$V_{OL3}$	—	0.4	V
7a	5v Fast Output Low Voltage <sup>1</sup> $I_{OL} = 4.0 \text{ mA}$ Group 4 Output-only and Groups 5 I/O pins $I_{OL} = 2.0 \text{ mA}$ Group 3 Output-only and Groups 6 and 7 I/O pins	$V_{OL5}$	—	0.4	V
7b	5v Slow Output Low Voltage $I_{OL} = 0.4 \text{ mA}$ Ports A, B, C, E, F, G, H	$V_{OL5S}$	—	0.4	V
8	Data Bus Mode Select Pull-up Current $V_{in} = V_{IL}$ DATA[15:0] $V_{in} = V_{IH}$ DATA[15:0]	$I_{MSP}$	— -15	-120 —	$\mu\text{A}$
9	$V_{DD}$ Supply Current <sup>3</sup> RUN <sup>4</sup> RUN, TPU3 emulation mode CMFI Program/Erase Adder <sup>5</sup> LPSTOP, 4.194MHz crystal, VCO Off (STSIM = 0) LPSTOP (External clock input frequency = maximum $f_{sys}$ )	$I_{DDL}$ $I_{DDH}$ $I_{DDL}$ $S_{IDD}$ $S_{IDD}$	— — — — —	190 40 210 100 500 10	mA mA mA mA $\mu\text{A}$ mA
10	Clock Synthesizer Operating Voltage	$V_{DDSYN}$	3.0	3.6	V
11	$V_{DDSYN}$ Supply Current <sup>3</sup> 4.194 MHz crystal, VCO on, maximum $f_{sys}$ External Clock, maximum $f_{sys}$ LPSTOP, 4.194MHz crystal, VCO off (STSIM = 0) 4.194 MHz crystal, $V_{DD}$ powered down	$I_{DDSYN}$ $I_{DDSYN}$ $S_{IDDSYN}$ $I_{DDSYN}$	— — — —	10 7 5 5	mA mA mA mA
12	RAM Standby Voltage <sup>6</sup> Specified $V_{DD}$ applied $V_{DD} = V_{SS}$	$V_{SB}$	0.0 3.0	3.6 3.6	V
12A	DPTRAM Voltage <sup>7</sup>	$V_{DDDP-TRAM}$	3.0	3.6	V
13	RAM Standby Current <sup>3, 6, 8</sup> Normal RAM operation $V_{DD} > V_{SB} - 0.5 \text{ V}$ Transient condition $V_{SB} - 0.5 \text{ V} \geq V_{DD} \geq V_{SS} + 0.5 \text{ V}$ Standby operation $V_{DD} < V_{SS} + 0.5 \text{ V}$	$I_{SB}$	— — —	10 3 25	$\mu\text{A}$ mA $\mu\text{A}$

### Table E-3 DC Characteristics (Continued)

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ )



Num	Characteristic	Symbol	Min	Max	Unit
13A	DPTRAM Current <sup>3, 7, 8</sup>	$I_{DPTRAM}$	—	20	mA
14	Power Dissipation <sup>9</sup>	$P_D$	—	1.07	W
15	Input Capacitance <sup>1, 10</sup>	—	—	10	pF
	All Input-only pins				
	All I/O pins				
16	Load Capacitance <sup>1</sup>	$C_L$	—	70	pF
	Groups 4 and 5 I/O pins				
	Group 3 Output-Only and Groups 6 and 7 I/O pins				

#### NOTES:

##### 1. Input-Only Pins:

###### Group 1:

$\overline{BKPT}/\overline{DSCLK}$ , TSC, CTM2C,  $\overline{BERR}/\overline{SCEN}$ ,  $\overline{T2CLK}$

###### Group 2:

Port QS - PQS8/RXD1, PQS10/RXD2

Other — XFC, EXTAL, ANX[15:0], CNRX, EPEB0

##### Output-Only Pins:

###### Group 3:

Port CT —  $\overline{CPWM}[8:5]$

Other —  $\overline{CNTX}$

###### Group 4:

Port C —  $\overline{ADDR23}/\overline{CS10}/\overline{ECLK}$ ,  $\overline{ADDR}[22:19]/\overline{CS}[9:6]/\overline{PC}[6:3]$ ,  $\overline{FC2}/\overline{CS5}/\overline{PC2}$ ,  $\overline{FC1}/\overline{PC1}$ ,  $\overline{FC0}/\overline{CS3}/\overline{PC0}$

Other —  $\overline{IPIPE}/\overline{DS0}$ ,  $\overline{CSBOOT}$ ,  $\overline{BG}/\overline{CSM}$ ,  $\overline{CLKOUT}$ ,  $\overline{FREEZE}/\overline{QOUT}$ ,  $\overline{ADDR}[2:0]$ ,  $\overline{R}/\overline{W}$

###### Group 8:

Other —  $\overline{XTAL}$

##### Input/Output Pins:

###### Group 5:

Port A — PA[7:0]/ADDR[18:11]

Port B — PB[7:0]/ADDR[10:3]

Port E — PE[7:6]/SIZ[1:0], PE5/ $\overline{AS}$ , PE4/ $\overline{DS}$ , PE[1:0]/ $\overline{DSACK}[1:0]$

Port F — PF[7:5]/ $\overline{IRQ}[7:5]$ , PF0/FASTREF

Port G — PG[7:0]/DATA[15:8]

Port H — PH[7:0]/DATA[7:0]

Other —  $\overline{HALT}$ ,  $\overline{RESET}$ ,  $\overline{BGACK}/\overline{CSE}$ ,  $\overline{BR}/\overline{CS0}$ ,  $\overline{IFETCH}/\overline{DSI}$

###### Group 6:

Port CT —  $\overline{CTD}[10:9]/[4:3]$ ,  $\overline{CTS}[20A/B:18A/B:16A/B:14A/B]$

Port TP —  $\overline{TP}[15:0]$

###### Group 7:

PortQS — PQS7/TXD1, PQS9/TXD2, PQS[6:4]/PCS[3:1], PQS3/PCS0/ $\overline{SS}$ , PQS2/SCK, PQS1/MOSI, PQS0/MISO

Pin groups do not include QADC64 pins. See [Table E-10](#) through [Table E-13](#) for information concerning the QADC64.

2. Use of an active pulldown device is recommended during reset to select operating mode.

3. Total operating current is the sum of the appropriate  $I_{DDH}$ ,  $I_{DDL}$ ,  $I_{DDSYN}$ ,  $I_{DDA}$ ,  $I_{DPTRAM}$ , and  $I_{SB}$  values.

4. Current measured at 24 MHz system clock frequency, all modules active.

5. Add current if CMFI is being programmed or erased.

6. The SRAM module will not switch into standby mode as long as  $V_{SB}$  does not exceed  $V_{DD}$  by more than 0.5 volts. The SRAM array cannot be accessed while the module is in standby mode.

7. The DPTRAM module will not switch into standby mode as long as  $V_{SB}$  does not exceed  $V_{DD}$  by more than 0.5 volts. The DPTRAM array cannot be accessed while the module is in standby mode.

8. When  $V_{DD}$  is transitioning during power-up or power down sequence, and  $V_{SB}$  is applied, current flows between the  $V_{STBY}$  and  $V_{DD}$  pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the  $V_{DD}$  and  $V_{STBY}$  pins can contribute to this condition.

9. Power dissipation measured at 24 MHz system clock frequency, all modules active, not in TPU emulation mode, not programming or erasing the CMFI. Add for TPU emulation and/or CMFI program/erase operation. Power dissipation can be calculated using the following expression:

$$P_D = \text{Maximum } V_{DDH} (I_{DDH} + I_{DDA}) + \text{Maximum } V_{DDL} (I_{DDL} + I_{DDSYN} + I_{DPTRAM} + I_{SB})$$

10. This parameter is periodically sampled rather than 100% tested.

## E.5 AC Characteristics



**Table E-4 Clock Control Timing**

( $V_{DDL}$  and  $V_{DDSYN} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ .)

Num	Characteristic	Symbol	Minimum	Maximum	Unit
1	PLL Reference Frequency Range Indirect: Fast reference mode Slow reference mode	$f_{ref}$	1 25	6 50	MHz KHz
2	System Frequency <sup>1</sup> On-Chip PLL System Frequency: Fast reference mode Slow reference mode External Clock Operation	$f_{sys}$	DC ( $f_{ref}$ )/128 4( $f_{ref}$ ) dc	33.6 33.6 33.6	MHz
3	PLL Lock Time Changing W or Y in SYNCR or exiting from LPSTOP <sup>2</sup> Warm Start-up <sup>3</sup> Cold start (fast mode only) <sup>4</sup>	$t_{pll}$	— — —	20 50 75	ms
4	VCO frequency <sup>5</sup>	$f_{VCO}$	—	2( $f_{sys} \text{ max}$ )	MHz
5	Limp Mode Clock Frequency <sup>6</sup>	$f_{limp}$	0.1	$f_{sys} \text{ max}/2$	MHz
6	CLKOUT Jitter <sup>7,8</sup> Slow Reference Mode (32.768 kHz): Short term (5 $\mu\text{s}$ interval) Long term (500 $\mu\text{s}$ interval) Fast Reference Mode (4.194 MHz): Short term (3 system clocks) Long term (2 ms interval)	$J_{CLK}$	-0.5 -0.05 -1.0 -0.01	0.5 0.05 1.0 0.01	%

### NOTES:

1. All internal registers retain data at 0 Hz.
2. Assumes that  $V_{DDSYN}$  and  $V_{DD}$  are stable, that an external filter is attached to the XFC pin, and that the crystal oscillator is stable.
3. Assumes that  $V_{DDSYN}$  is stable, that an external filter is attached to the XFC pin, and that the crystal oscillator is stable, followed by  $V_{DD}$  ramp-up. Lock time is measured from  $V_{DD}$  at specified minimum to  $\overline{\text{RESET}}$  negated.
4. Cold start is measured from  $V_{DDSYN}$  and  $V_{DD}$  at specified minimum to  $\overline{\text{RESET}}$  negated.
5. Internal VCO frequency ( $f_{VCO}$ ) is determined by SYNCR W and Y bit values. The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop. When  $X = 0$ , the divider is enabled, and  $f_{sys} = f_{VCO}/4$ . When  $X = 1$ , the divider is disabled, and  $f_{sys} = f_{VCO}/2$ . X must equal one when operating at maximum specified  $f_{sys}$ .
6. Determined by internal loss-of-clock oscillator operating frequency.
7. Jitter is the average deviation from programmed frequency measured over the specified interval at maximum  $f_{sys}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via power supply pins and variation in crystal oscillator frequency increase the stability percentage for a given interval. The use of reference frequencies and system frequencies very much different than those shown here may require different XFC filter values than shown in [4.3.7.2 Phase Comparator and Filter](#) to maintain optimum jitter performance.
8. This parameter is periodically sampled rather than 100% tested.



# Table E-5 AC Timing

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDL}$  and  $V_{DDSYN} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
F1	Frequency of Operation	f <sub>SLW</sub>	0.13	33.6	MHz
1	Clock Period	t <sub>cyc</sub>	29.8	—	ns
1A	ECLK Period	t <sub>Ecyc</sub>	8*t <sub>cyc</sub>	—	ns
1B	External Clock Input Period <sup>2, 3</sup>	t <sub>Xcyc</sub>	14.9	—	ns
2, 3	Clock Pulse Width	t <sub>CW</sub>	0.5t <sub>cyc</sub> <sup>-3</sup>	—	ns
2A, 3A	ECLK Pulse Width	t <sub>ECW</sub>	t <sub>cyc</sub> <sup>-7</sup>	—	ns
2B, 3B	External Clock Input High/Low Time <sup>2</sup>	t <sub>XCHL</sub>	7.45	—	ns
4, 5	Clock Rise and Fall Time	t <sub>Crf</sub>	—	3	ns
4A, 5A	Rise and Fall Time SCIM2E pins: CSBOOT, CLKOUT, $\overline{\text{BKPT}}$ , $\overline{\text{IFETCH}}$ , $\overline{\text{IPIPE}}$ , $\overline{\text{BG}}$ , $\overline{\text{BR}}$ , $\overline{\text{BGACK}}$ , A[23,2:0], FREEZE, $\overline{\text{BERR}}$ , R/W, $\overline{\text{HALT}}$ , $\overline{\text{RESET}}$  FC[2:0], A[22:3], D[15:0], SIZE[1:0], $\overline{\text{AS}}$ , $\overline{\text{DS}}$ , RMC, AVEC, $\overline{\text{DSACK}}$ [1:0] <sup>4</sup>  Fast <sup>5</sup> Slow <sup>5</sup>  IRQ[7:1], FASTREF <sup>6</sup>	t <sub>rf</sub>	—  3 >200 >200	3  3 >200 >200	ns
4B, 5B	External Clock Rise and Fall Time <sup>7</sup>	t <sub>XCrf</sub>	—	3	ns
6	Clock High to Address, FC, SIZE Valid	t <sub>CHAV</sub>	0	0.5	t <sub>cyc</sub>
7	Clock High to Address, Data, FC, SIZE High Impedance	t <sub>CHAZx</sub>	0	1.0	t <sub>cyc</sub>
8	Clock High to Address, FC, SIZE Invalid	t <sub>CHAZn</sub>	0	—	ns
9	Clock Low to $\overline{\text{AS}}$ , $\overline{\text{DS}}$ , $\overline{\text{CS}}$ Asserted	t <sub>CLSA</sub>	2	0.5t <sub>cyc</sub>	ns
9A	$\overline{\text{AS}}$ , to $\overline{\text{DS}}$ , or $\overline{\text{CS}}$ Asserted (Read) <sup>8</sup>	t <sub>STSA</sub>	−15	8	ns
9C	Clock Low to $\overline{\text{IFETCH}}$ , $\overline{\text{IPIPE}}$ Asserted	t <sub>CLIA</sub>	2	11	ns
11	Address, FC, SIZE Valid to $\overline{\text{AS}}$ , $\overline{\text{CS}}$ (and $\overline{\text{DS}}$ Read) Asserted	t <sub>AVSA</sub>	0.25	—	t <sub>cyc</sub>
12	Clock Low to $\overline{\text{AS}}$ , $\overline{\text{DS}}$ , $\overline{\text{CS}}$ Negated	t <sub>CLSN</sub>	1	15	ns
12A	Clock Low to $\overline{\text{IFETCH}}$ , $\overline{\text{IPIPE}}$ Negated	t <sub>CLIN</sub>	1	11	ns
13	$\overline{\text{AS}}$ , $\overline{\text{DS}}$ , $\overline{\text{CS}}$ Negated to Address, FC, SIZE Invalid (Address Hold)	t <sub>SNAI</sub>	0.25	—	t <sub>cyc</sub>
14	$\overline{\text{AS}}$ , $\overline{\text{DS}}$ , $\overline{\text{CS}}$ Read) Width Asserted	t <sub>SWA</sub>	50	—	ns
14A	$\overline{\text{DS}}$ , $\overline{\text{CS}}$ Width Asserted (Write)	t <sub>SWAW</sub>	23	—	ns
14B	$\overline{\text{AS}}$ , $\overline{\text{CS}}$ (and $\overline{\text{DS}}$ Read) Width Asserted (Fast Write Cycle)	t <sub>SWDW</sub>	20	—	ns
15	$\overline{\text{AS}}$ , $\overline{\text{DS}}$ , $\overline{\text{CS}}$ Width Negated <sup>9</sup>	t <sub>SN</sub>	20	—	ns
16	Clock High to $\overline{\text{AS}}$ , $\overline{\text{DS}}$ , R/W High Impedance	t <sub>CHSZ</sub>	—	30	ns
17	$\overline{\text{AS}}$ , $\overline{\text{DS}}$ , $\overline{\text{CS}}$ Negated to R/W Negated	t <sub>SNRN</sub>	0.25	—	t <sub>cyc</sub>
18	Clock High to R/W High	t <sub>CHRH</sub>	0	0.5	t <sub>cyc</sub>

# Table E-5 AC Timing (Continued)

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDL}$  and  $V_{DDSYN} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>



Num	Characteristic	Symbol	Min	Max	Unit
20	Clock High to $\overline{R/W}$ Low	$t_{CHRL}$	0	0.5	$t_{cyc}$
21	$\overline{R/W}$ Asserted to $\overline{AS}$ , $\overline{CS}$ Asserted	$t_{RAAA}$	0.25	—	$t_{cyc}$
22	$\overline{R/W}$ Low to $\overline{DS}$ , $\overline{CS}$ Asserted (Write)	$t_{RASA}$	35	—	ns
23	Clock High to Data Out Valid	$t_{CHDO}$	—	0.5	$t_{cyc}$
24	Data Out Valid to Negating Edge of $\overline{AS}$ , $\overline{CS}$ (Fast Write Cycle)	$t_{DVASN}$	0.25	—	$t_{cyc}$
25	$\overline{DS}$ , $\overline{CS}$ Negated to Data Out Invalid (Data Out Hold)	$t_{SNDIO}$	0.25	—	$t_{cyc}$
26	Data Out Valid to $\overline{DS}$ , $\overline{CS}$ Asserted (Write)	$t_{DVSA}$	0.25	—	$t_{cyc}$
27	Data In Valid to Clock Low (Data Setup)	$t_{DICL}$	3	—	ns
27A	Late $\overline{BERR}$ , $\overline{HALT}$ Asserted to Clock Low (Setup Time)	$t_{BELCL}$	10	—	ns
28	$\overline{AS}$ , $\overline{DS}$ Negated to $\overline{DSACK}[1]$ , $\overline{BERR}$ , $\overline{HALT}$ Negated	$t_{SNDN}$	0	40	ns
29	$\overline{DS}$ , $\overline{CS}$ Negated to Data In Invalid (Data In Hold) <sup>10</sup>	$t_{SNDI}$	0	—	ns
29A	$\overline{DS}$ , $\overline{CS}$ Negated to Data In High Impedance <sup>10, 11</sup>	$t_{SHDI}$	—	28	ns
30	CLKOUT Low to Data In Invalid (Fast Cycle Hold) <sup>10</sup>	$t_{CLDI}$	0.25	—	$t_{cyc}$
30A	CLKOUT Low to Data In High Impedance <sup>10</sup>	$t_{CLDH}$	—	45	ns
31	$\overline{DSACK}[1]$ Asserted to Data In Valid <sup>12</sup>	$t_{DADI}$	—	25	ns
33	Clock Low to $\overline{BG}$ Asserted/Negated	$t_{CLBAN}$	—	0.5	$t_{cyc}$
35	$\overline{BR}$ Asserted to $\overline{BG}$ Asserted <sup>13</sup>	$t_{BRAGA}$	1	—	$t_{cyc}$
37	$\overline{BGACK}$ Asserted to $\overline{BG}$ Negated	$t_{GAGN}$	1	2	$t_{cyc}$
39	$\overline{BG}$ Width Negated	$t_{GH}$	1	—	$t_{cyc}$
39A	$\overline{BG}$ Width Asserted	$t_{GA}$	1	—	$t_{cyc}$
46	$\overline{R/W}$ Width Asserted (Write or Read)	$t_{RWA}$	75	—	ns
46A	$\overline{R/W}$ Width Asserted (Fast Write or Read Cycle)	$t_{RWAS}$	45	—	ns
47A	Asynchronous Input Setup Time $\overline{BR}$ , $\overline{BGACK}$ , $\overline{DSACK}[1]$ , $\overline{BERR}$ , $\overline{HALT}$	$t_{AIST}$	3	—	ns
47B	Asynchronous Input Hold Time	$t_{AIHT}$	8	—	ns
48	$\overline{DSACK}[1]$ Asserted to $\overline{BERR}$ , $\overline{HALT}$ Asserted <sup>14</sup>	$t_{DABA}$	—	0.5	$t_{cyc}$
53	Data Out Hold from Clock High	$t_{DOCH}$	0	—	ns
54	Clock High to Data Out High Impedance	$t_{CHDH}$	—	14	ns
55	$\overline{R/W}$ Asserted to Data Bus Impedance Change	$t_{RADC}$	20	—	ns
56	$\overline{RESET}$ Pulse Width (Reset Instruction)	$t_{HRPW}$	512	—	$t_{cyc}$
57	$\overline{BERR}$ Negated to $\overline{HALT}$ Negated (Rerun)	$t_{BNHN}$	0	—	ns
70	Clock Low to Data Bus Driven (Show)	$t_{SCLDD}$	0	0.5	$t_{cyc}$
71	Data Setup Time to Clock Low (Show)	$t_{SCLDS}$	8	—	ns
72	Data Hold from Clock Low (Show)	$t_{SCLDH}$	5	—	ns

# Table E-5 AC Timing (Continued)


$$(V_{DDH} = 5.0 \text{ Vdc} \pm 10\%, V_{DDL} \text{ and } V_{DDSYN} = 3.3 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)^1$$

Num	Characteristic	Symbol	Min	Max	Unit
73	$\overline{\text{BKPT}}$ Input Setup Time	$t_{\text{BKST}}$	0.25	—	$t_{\text{cyc}}$
74	$\overline{\text{BKPT}}$ Input Hold Time	$t_{\text{BKHT}}$	5	—	ns
75	Mode Select Setup Time	$t_{\text{MSS}}$	10	—	$t_{\text{cyc}}$
76	Mode Select Hold Time	$t_{\text{MSH}}$	0	—	ns
77	$\overline{\text{RESET}}$ Assertion Time <sup>15</sup>	$t_{\text{RSTA}}$	2	—	$t_{\text{cyc}}$
78	$\overline{\text{RESET}}$ Rise Time <sup>16 17</sup>	$t_{\text{RSTR}}$	—	10	$t_{\text{cyc}}$

## NOTES:


- All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
- When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable  $t_{\text{cyc}}$  period is reduced when the duty cycle of the external clock varies. The relationship between external clock input duty cycle and minimum  $t_{\text{cyc}}$  is expressed:  
Minimum  $t_{\text{cyc}}$  period = minimum  $t_{\text{XCHL}}$  / (50% – external clock input duty cycle tolerance).
- Due to the requirement by the CMFI module, the SCIM2E on this device requires an external clock equal to 2X system frequency to be driven when in external clock mode.
- Rev B silicon has these pins forced in FAST mode.
- Pins are set to FAST mode when they are configured as bus and bus control pins. Pins are set to SLOW mode when they are digital I/O. The SCIM2E has a bit in the MCR to force FAST Mode.
- These pins have fast and slow rise fall times of 3 and >200, depending on the state of the SLOWE bit in the SCIMMCR.
- Parameters for an external clock signal applied while the internal PLL is disabled ( $V_{DDSYN}/\text{MODCLK}$  pin held low during reset). Does not pertain to an external reference clock source while the PLL is enabled ( $V_{DDSYN}/\text{MODCLK}$  pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal. If transitions occur within the correct clock period, rise/fall times and duty cycle are not critical.
- The amount of skew depends on the relative loading of these signals.
- If multiple chip selects are used,  $\overline{\text{CS}}$  width negated applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The  $\overline{\text{CS}}$  width negated between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- Hold times are specified with respect to  $\overline{\text{DS}}$  or  $\overline{\text{CS}}$  on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
- Maximum value is equal to  $(t_{\text{cyc}} / 2) + 25$  ns.
- If the asynchronous setup time requirements are satisfied, the  $\overline{\text{DSACK}}[1]$  low to data setup time and  $\overline{\text{DSACK}}[1]$  low to  $\overline{\text{BERR}}$  low setup time can be ignored. The data must only satisfy the data-in to clock low setup time for the following clock cycle.  $\overline{\text{BERR}}$  must satisfy only the late  $\overline{\text{BERR}}$  low to clock low setup time for the following clock cycle.
- To ensure coherency during every operand transfer,  $\overline{\text{BG}}$  is not asserted in response to  $\overline{\text{BR}}$  until after all cycles of the current operand transfer are complete.
- In the absence of  $\overline{\text{DSACK}}[1]$ ,  $\overline{\text{BERR}}$  is an asynchronous input using the asynchronous setup time.  
Address access time =  $(2.5 + \text{WS}) t_{\text{cyc}} - t_{\text{CHAV}} - t_{\text{DACL}}$   
Chip select access time =  $(2 + \text{WS}) t_{\text{cyc}} - t_{\text{CLSA}} - t_{\text{DACL}}$   
Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = –1.
- After external  $\overline{\text{RESET}}$  negation is detected, a short transition period (approximately  $2 t_{\text{cyc}}$ ) elapses, then the Integration Module drives  $\overline{\text{RESET}}$  low for 512  $t_{\text{cyc}}$ .
- External assertion of the  $\overline{\text{RESET}}$  input can overlap internally-generated resets. To insure that an external reset is recognized in all cases,  $\overline{\text{RESET}}$  must be asserted for at least 590 CLKOUT cycles.
- External logic must pull  $\overline{\text{RESET}}$  high during this period in order for normal MCU operation to begin.





68300 CLKOUT TIM


**Figure E-1 CLKOUT Output Timing Diagram**



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70%  $V_{DD}$ .  
PULSE WIDTH SHOWN WITH RESPECT TO 50%  $V_{DD}$ .

68300 EXT CLK INPUT TIM


**Figure E-2 External Clock Input Timing Diagram**



NOTE: TIMING SHOWN WITH RESPECT TO 20% AND 70%  $V_{DD}$


68300 ECLK OUTPUT TIM

**Figure E-3 ECLK Output Timing Diagram**




68300 RD CYC TIM

**Figure E-4 Read Cycle Timing Diagram**




68300 WR CYC TIM

**Figure E-5 Write Cycle Timing Diagram**




68300 FAST RD CYC TIM

**Figure E-6 Fast Termination Read Cycle Timing Diagram**




68300 FAST WR CYC TIM

**Figure E-7 Fast Termination Write Cycle Timing Diagram**




68300 BUS ARB TIM

**Figure E-8 Bus Arbitration Timing Diagram — Active Bus Case**



68300 BUS ARB TIM IDLE

**Figure E-9 Bus Arbitration Timing Diagram — Idle Bus Case**




**NOTE:**

Show cycles can stretch during clock phase S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.


68300 SHW CYC TIM

**Figure E-10 Show Cycle Timing Diagram**



68300 CHIP SEL TIM

**Figure E-11 Chip-Select Timing Diagram**



68300 RST/MODE SEL TIM

**Figure E-12 Reset and Mode Select Timing Diagram**






**Table E-6 Background Debugging Mode Timing**

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDL}$  and  $V_{DDSYN} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	$t_{DSISU}$	8	—	ns
B1	DSI Input Hold Time	$t_{DSIH}$	5	—	ns
B2	DSCLK Setup Time	$t_{DSCSU}$	8	—	ns
B3	DSCLK Hold Time	$t_{DSCH}$	5	—	ns
B4	DSO Delay Time	$t_{DSOD}$	—	13	ns
B5	DSCLK Cycle Time	$t_{DSCCYC}$	2	—	$t_{cyc}$
B6	CLKOUT High to FREEZE Asserted/Negated	$t_{FRZAN}$	—	25	ns
B7	CLKOUT High to $\overline{\text{IFETCH}}$ High Impedance	$t_{IFZ}$	—	25	ns
B8	CLKOUT High to $\overline{\text{IFETCH}}$ Valid	$t_{IF}$	—	25	ns
B9	DSCLK Low Time	$t_{DSCLO}$	1	—	$t_{cyc}$


**NOTES:**

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.



68300 BKGD DBM SER COM T

**Figure E-13 Background Debugging Mode Timing — Serial Communication**



68300 BDM FRZ TIM

**Figure E-14 Background Debugging Mode Timing — Freeze Assertion**




# Table E-7 ECLK Bus Timing

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDL}$  and  $V_{DDSYN} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Num	Characteristic	Symbol	Min	Max	Unit
E1	ECLK Low to Address Valid <sup>2</sup>	$t_{EAD}$	—	60	ns
E2	ECLK Low to Address Hold	$t_{EAH}$	10	—	ns
E3	ECLK Low to $\overline{CS}$ Valid ( $\overline{CS}$ Delay)	$t_{ECS D}$	—	150	ns
E4	ECLK Low to $\overline{CS}$ Hold	$t_{ECS H}$	15	—	ns
E5	$\overline{CS}$ Negated Width	$t_{ECS N}$	30	—	ns
E6	Read Data Setup Time	$t_{EDSR}$	30	—	ns
E7	Read Data Hold Time	$t_{EDHR}$	15	—	ns
E8	ECLK Low to Data High Impedance	$t_{EDHZ}$	—	60	ns
E9	$\overline{CS}$ Negated to Data Hold (Read)	$t_{ECDH}$	0	—	ns
E10	$\overline{CS}$ Negated to Data High Impedance	$t_{ECDZ}$	—	1	$t_{cyc}$
E11	ECLK Low to Data Valid (Write)	$t_{EDDW}$	—	2	$t_{cyc}$
E12	ECLK Low to Data Hold (Write)	$t_{EDHW}$	5	—	ns
E13	$\overline{CS}$ Negated to Data Hold (Write)	$t_{ECHW}$	0	—	ns
E14	Address Access Time (Read) <sup>3</sup>	$t_{EACC}$	386	—	ns
E15	Chip-Select Access Time (Read) <sup>4</sup>	$t_{EACS}$	296	—	ns
E16	Address Setup Time	$t_{EAS}$		1/2	$t_{cyc}$

## NOTES:

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
2. When previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
3. Address access time =  $t_{EACC} - t_{EAD} - t_{EDSR}$ .
4. Chip-select access time =  $t_{EACS} - t_{ECS D} - t_{EDSR}$ .



**Figure E-15 ECLK Timing Diagram**

## E.6 QSPI Characteristics




**Table E-8 QSPI Timing**

( $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{DDSYN} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$  50 pF load on all QSPI pins)<sup>1</sup>

Num	Function	Symbol	Min	Max	Unit
0	Operating Frequency	$f_{op}$	DC	1/4	System Clock Frequency
	Master Slave		DC	1/4	System Clock Frequency
1	Cycle Time	$t_{qcy}$	4	510	$t_{cyc}$
	Master Slave		4	—	$t_{cyc}$
2	Enable Lead Time	$t_{lead}$	2	128	$t_{cyc}$
	Master Slave		2	—	$t_{cyc}$
3	Enable Lag Time	$t_{lag}$	—	1/2	SCK
	Master Slave		2	—	$t_{cyc}$
4	Clock (SCK) High or Low Time	$t_{sw}$	2 $t_{cyc}$ – 60	255 $t_{cyc}$	ns
	Master Slave <sup>2</sup>		2 $t_{cyc}$ – n	—	ns
5	Sequential Transfer Delay	$t_{td}$	17	8192	$t_{cyc}$
	Master Slave (Does Not Require Deselect)		13	—	$t_{cyc}$
6	Data Setup Time (Inputs)	$t_{su}$	30	—	ns
	Master Slave		20	—	ns
7	Data Hold Time (Inputs)	$t_{hi}$	0	—	ns
	Master Slave		20	—	ns
8	Slave Access Time	$t_a$	—	1	$t_{cyc}$
9	Slave MISO Disable Time	$t_{dis}$	—	2	$t_{cyc}$
10	Data Valid (after SCK Edge)	$t_v$	—	50	ns
	Master Slave		—	50	ns
11	Data Hold Time (Outputs)	$t_{ho}$	0	—	ns
	Master Slave		0	—	ns
12	Rise Time	$t_{ri}$ $t_{ro}$	—	1	$\mu\text{s}$
	Input Output		—	50	ns
13	Fall Time	$t_{fi}$ $t_{fo}$	—	1	$\mu\text{s}$
	Input <sup>3</sup> Output		—	50	ns


**NOTES:**

1. All AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels unless otherwise noted.
2. For high time, n = External SCK rise time; for low time, n = External SCK fall time.
3. Data can be recognized properly with longer transition times as long as MOSI/MISO signals from external sources are at valid VOH/VOL prior to SCK transitioning between valid VOL and VOH. Due to process variation, logic decision point voltages of the data and clock signals can differ, which can corrupt data if slower transition times are used.




QSPI MAST CPHA0

**Figure E-16 QSPI Timing — Master, CPHA = 0**




QSPI MAST CPHA1

**Figure E-17 QSPI Timing — Master, CPHA = 1**



QSPI SLV CPHA0

**Figure E-18 QSPI Timing — Slave, CPHA = 0**



QSPI SLV CPHA1

**Figure E-19 QSPI Timing — Slave, CPHA = 1**

E.7 TPU3 Characteristics




Table E-9 Time Processor Unit (TPU3) Timing

( $V_{DDH} = 5.0\text{ Vdc} \pm 10\%$ ,  $V_{DDSYN} = 3.3\text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0\text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ ,  $f_{sys} = 20.97\text{ MHz}$ )<sup>1, 2</sup>

Num	Rating	Symbol	Min	Max	Unit
1	CLKOUT High to TPU3 Output Channel Valid	$t_{CHTOV}$	2	23	ns
2	CLKOUT High to TPU3 Output Channel Hold	$t_{CHTOH}$	0	20	ns
3	TPU3 Input Channel Pulse Width	$t_{TIPW}$	4	—	$t_{cyc}$

- NOTES:
- 1. AC timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  levels.
  - 2. Timing not valid for external T2CLK input.



TPU I/O TIM

Figure E-20 TPU Timing Diagram

## E.8 QADC64 and AMUX Characteristics



**Table E-10 QADC64 Maximum Ratings**

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply, with reference to $V_{SSA}$	$V_{DDA}$	-0.3	6.0	V
2	Digital Supply, with reference to $V_{SS}$	$V_{DDL}$	-0.3	4.0	V
3	Reference Supply, with reference to $V_{RL}$	$V_{RH}$	-0.3	6.0	V
4	$V_{SS}$ Differential Voltage	$V_{SS} - V_{SSA}$	-0.1	0.1	V
5	$V_{DD}$ Differential Voltage	$V_{DDL} - V_{DDA}$	-6.0	4.0	V
6	$V_{REF}$ Differential Voltage	$V_{RH} - V_{RL}$	-0.3	6.0	V
7	$V_{RH}$ to $V_{DDA}$ Differential Voltage	$V_{RH} - V_{DDA}$	-6.0	6.0	V
8	$V_{RL}$ to $V_{SSA}$ Differential Voltage	$V_{RL} - V_{SSA}$	-0.3	0.3	V
9	Disruptive Input Current <sup>1, 2, 3, 4, 5, 6, 7</sup> $V_{NEGCLAMP} = -0.3$ $V_{POSCLAMP} = \text{TBD (8 - 12 V)}$	$I_{NA}$	-500	500	$\mu\text{A}$
10	Positive Overvoltage Current Coupling Ratio <sup>1, 5, 6, 8</sup> PQA PQB	$K_P$	2000 2000	— —	—
11	Negative Overvoltage Current Coupling Ratio <sup>1, 5, 6, 8</sup> PQA PQB	$K_N$	125 500	— —	—
12	Maximum Input Current <sup>3, 4, 6</sup> $V_{NEGCLAMP} = -0.3 \text{ V}$ $V_{POSCLAMP} = \text{TBD (8 - 12 V)}$	$I_{MA}$	-25	25	mA

**NOTES:**

- Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than  $V_{RH}$  and \$000 for values less than  $V_{RL}$ . This assumes that  $V_{RH} \leq V_{DDA}$  and  $V_{RL} \geq V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
- Input signals with large slew rates or high frequency noise components cannot be converted accurately. These signals also affect the conversion accuracy of other channels.
- Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using positive and negative clamp values, then use the larger of the calculated values.
- This parameter is periodically sampled rather than 100% tested.
- Condition applies to one pin at a time.
- Determination of actual maximum disruptive input current, which can affect operation, is related to external system component values.
- Current coupling is the ratio of the current induced from overvoltage (positive or negative, through an external series coupling resistor), divided by the current induced on adjacent pins. A voltage drop may occur across the external source impedances of the adjacent pins, impacting conversions on these adjacent pins.





**Table E-11 QADC64 DC Electrical Characteristics (Operating)**

( $V_{SS}$  and  $V_{SSA} = 0$  Vdc,  $F_{QCLK} = 2.1$  MHz,  $T_A$  within operating temperature range)

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply <sup>1</sup>	$V_{DDA}$	4.5	5.5	V
2	Digital Supply <sup>1</sup>	$V_{DD}$	3.0	3.6	V
3	$V_{SS}$ Differential Voltage	$V_{SS} - V_{SSA}$	- 100	100	mV
4	$V_{DD}$ Differential Voltage	$V_{DD} - V_{DDA}$	- 1.0	1.0	V
5	Reference Voltage Low <sup>2</sup>	$V_{RL}$	$V_{SSA}$	$V_{SSA} + 0.1$	V
6	Reference Voltage High <sup>2</sup>	$V_{RH}$	$V_{DDA} - 0.1$	$V_{DDA}$	V
7	$V_{REF}$ Differential Voltage <sup>3</sup>	$V_{RH} - V_{RL}$	4.5	5.5	V
8	Mid-Analog Supply Voltage	$V_{DDA} / 2$	2.25	2.75	V
9	Input Voltage	$V_{INDC}$	$V_{SSA} - 0.3$	$V_{DDA} + 0.3$	V
10	Input High Voltage, PQA and PQB	$V_{IH}$	0.7 ( $V_{DDA}$ )	$V_{DDA} + 0.3$	V
11	Input Low Voltage, PQA and PQB	$V_{IL}$	$V_{SSA} - 0.3$	0.4( $V_{DDA}$ )	V
12	Input Hysteresis <sup>4</sup>	$V_{HYS}$	0.5	—	V
13	Output Low Voltage, PQA <sup>5</sup> IOL = 5.0 mA IOL = 10.0 $\mu$ A	$V_{OL}$	— —	0.4 0.2	V
14	Analog Supply Current Normal Operation <sup>6</sup> Low-Power Stop	$I_{DDA}$	— —	15.0 10.0	mA $\mu$ A
15	Reference Supply Current	$I_{REF}$	—	250	$\mu$ A
16	Load Capacitance, PQA	$C_L$	—	50	pF
17	Input Current, Channel Off <sup>7</sup> PQA PQB	$I_{OFF}$	— —	200 150	nA
18	Total Input Capacitance <sup>8</sup> PQA Not Sampling PQA Sampling PQB Not Sampling PQB Sampling	$C_{IN}$	— — — —	15 20 10 15	pF

**NOTES:**

- Refers to operation over full temperature and frequency range.
- To obtain full-scale, full-range results,  $V_{SSA} \leq V_{RL} \leq V_{INDC} \leq V_{RH} \leq V_{DDA}$ .
- Accuracy tested and guaranteed at  $V_{RH} - V_{RL} = 5.0V \pm 10\%$ .
- Parameter applies to the following pins:  
Port A: PQA[7:0]/AN[59:58]/ETRIG[2:1]  
Port B: PQB[7:0]/AN[3:0]/AN[51:48]/AN[Z:W]
- Open drain only.
- Current measured at maximum system clock frequency with QADC64 active.
- Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10° C decrease from maximum temperature.
- This parameter is periodically sampled rather than 100% tested.



**Table E-12 QADC64 AC Electrical Characteristics (Operating)**

( $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{DDH}$  and  $V_{DDA} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS}$  and  $V_{SSA} = 0\text{Vdc}$ ,  $T_A$  within operating temperature range)

Num	Parameter	Symbol	Min	Max	Unit
1	QADC64 Clock (QCLK) Frequency <sup>1</sup>	$F_{QCLK}$	0.5	2.1	MHz
2	QADC64 Clock Duty Cycle <sup>2, 3</sup> High Phase Time ( $T_{PSL} \leq T_{PSH}$ )	$T_{PSH}$	500	—	ns
3	Conversion Cycles <sup>4</sup>	CC	20	32	QCLK cycles
4	Conversion Time <sup>4, 4, 5</sup> $F_{QCLK} = 0.987 \text{ MHz}^6$ Min = CCW/IST = %00 Max = CCW/IST = %11 $F_{QCLK} = 2.098 \text{ MHz}^{1, 7}$ Min = CCW/IST = %00 Max = CCW/IST = %11	$T_{CONV}$	18.0  8.58	32  15.24	$\mu\text{s}$
5	Stop Mode Recovery Time	$T_{SR}$	—	10	$\mu\text{s}$

**NOTES:**

1. Conversion characteristics vary with  $F_{QCLK}$  rate. Reduced conversion accuracy occurs at max  $F_{QCLK}$  rate.
2. Duty cycle must be as close as possible to 75% to achieve optimum performance.
3. Minimum applies to 1.0 MHz operation.
4. Assumes that short input sample time has been selected (IST = 0).
5. Assumes that  $f_{sys} = 16.78 \text{ MHz}$ .
6. Assumes  $F_{QCLK} = 0.987 \text{ MHz}$ , with clock prescaler values of:  
QACR0: PSH = %01100, PSA = %0, PSL = %011  
CCW: BYP = %0
7. Assumes  $F_{QCLK} = 2.098 \text{ MHz}$ , with clock prescaler values of:  
QACR0: PSH = %00101, PSA = %0, PSL = %001  
CCW: BYP = %0



**Table E-13 QADC64 Conversion Characteristics (Operating)**

( $V_{DDL} = 3.3 \text{ Vdc} \pm \pm 10\%$ ,  $V_{DDH}$ ,  $V_{DDA} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS}$  and  $V_{SSA} = 0 \text{ Vdc}$ ,  $T_A$  within operating temperature range  $0.5 \text{ MHz} \leq F_{QCLK} \leq 2.1 \text{ MHz}$ , 2 clock input sample time)

Num	Parameter	Symbol	Min	Typ	Max	Unit
1	Resolution <sup>1</sup>	1 Count	—	5	—	mV
3	Integral nonlinearity	INL	—	—	±2.0	Counts
4	Absolute error <sup>2,3,4</sup> $F_{QCLK} = 0.987 \text{ MHz}^5$ PQA PQB $F_{QCLK} = 2.098 \text{ MHz}^6$ PQA PQB	AE	— — — — —	— — — — —	±2.5 ±2.5 ±4.0 ±4.0	Counts
5	Source impedance at input <sup>7</sup>	$R_S$	—	100	—	K $\Omega$

**NOTES:**

- At  $V_{RH} - V_{RL} = 5.12 \text{ V}$ , one count = 5 mV.
- This parameter is periodically sampled rather than 100% tested.
- Absolute error includes 1/2 count (2.5mV) of inherent quantization error and circuit (differential, integral, and offset) error. Specification assumes that adequate low-pass filtering is present on analog input pins — capacitive filter with 0.01 $\mu\text{F}$  to 0.1  $\mu\text{F}$  capacitor between analog input and analog ground, typical source isolation impedance of 20 K $\Omega$ .
- Assumes  $f_{sys} = 16.78 \text{ MHz}$ .
- Assumes clock prescaler values of:  
QACR0: PSH = %01100, PSA = %0, PSL = %011  
CCW: BYP = %0
- Assumes clock prescaler values of:  
QACR0: PSH = %00101, PSA = %0, PSL = %001  
CCW: BYP = %0
- Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance. Error from junction leakage is a function of external source impedance and input leakage current. In the following expression, expected error in result value due to junction leakage is expressed in voltage ( $V_{errj}$ ):

$$V_{errj} = R_S \times I_{OF}$$

where  $I_{OFF}$  is a function of operating temperature. (See [Table E-11](#), note 7).

Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the decoupling capacitor used. Error levels are best determined empirically. In general, continuous conversion of the same channel may not be compatible with high source impedance.

**Table E-14 AMUX\_HV Absolute Maximum Ratings**

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply, with reference to $V_{SSA}$	$V_{DDA}$	- 0.3	6.0	V
2	Internal Digital Supply <sup>1</sup> , with reference to $V_{SSI}$	$V_{DDI}$	- 0.3	4.0	V
3	$V_{SS}$ Differential Voltage	$V_{SSI} - V_{SSA}$	- 0.1	0.1	V
4	$V_{DD}$ Differential Voltage <sup>2</sup>	$V_{DDI} - V_{DDA}$	- 6.0	4.0	V
5	Maximum Input Current <sup>3,4,5</sup>	$I_{MA}$	- 25	25	mA

**NOTES:**

1. For internal digital supply of  $V_{DDI} = 3.3$  V typical.
2. Refers to allowed random sequencing of power supplies.
3. Transitions within the limit do not affect device reliability or cause permanent damage. Exceeding limit may cause permanent conversion error on stressed channels and on unstressed channels.
4. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.3$  V and  $V_{NEGCLAMP} = - 0.3$  V, then use the larger of the calculated values.
5. Condition applies to one pin at a time.

**Table E-15 AMUX\_HV DC Electrical Characteristics (Operating)**

( $V_{SSI}$  and  $V_{SSA} = 0$  Vdc,  $F_{QCLK} = 2.0$  MHz,  $T_A$  within operating temperature range)

Num	Parameter	Symbol	Min	Max	Unit
1	Analog Supply <sup>1</sup>	$V_{DDA}$	4.5	5.5	V
2	Internal Digital Supply <sup>1</sup>	$V_{DDI}$	3.0	3.6	V
3	$V_{SS}$ Differential Voltage	$V_{SSI} - V_{SSA}$	- 100	100	mV
4	Input Voltage	$V_{INDC}$	$V_{SSA}$	$V_{DDA}$	V
5	Analog Supply Current <sup>2</sup>	$I_{DDA}$	—	10	$\mu$ A
6	Input Current, Channel Off <sup>3</sup>	$I_{OFF}$	- 200nA	200	nA
7	Total Input Capacitance <sup>4</sup> ANXx Not Sampling ANXx Sampling <sup>5</sup>	$C_{IN}$	— —	15 20	pF
8	Disruptive Input Injection Current <sup>6</sup>	$I_{INJ}$	- 3	+3	mA

**NOTES:**

1. Refers to operation over full temperature and frequency range.
2.  $V_{DDA}$  is used only for a pin stress protection circuit. It draws DC current only when the pin voltage is above  $V_{DDA}$ . It draws a minimal capacitive switching current when the channel is changed.
3. Maximum leakage occurs at maximum operating temperature. Current decreases by approximately one-half for each 10° C decrease from maximum temperature.
4. This parameter is periodically sampled rather than 100% tested.
5. Sampling adds an incremental capacitance of roughly 5pF.
6. Below disruptive current conditions, the channel being stressed has conversion values of 0x3FF for analog inputs greater than  $V_{RH}$  and 0x000 for values less than  $V_{RL}$ . This assumes that  $V_{RH} \leq V_{DDA}$  and  $V_{RL} \geq V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.



**Table E-16 AMUX\_HV Conversion Characteristics (Operating)**

( $V_{DDI} = 3.3 \text{ Vdc} \pm 0.3 \text{ V}$ ,  $V_{DDA} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SSI}$  and  $V_{SSA} = 0 \text{ Vdc}$ ,  $T_A$  within operating temperature range,  $0.5 \text{ MHz} \leq F_{QCLK} \leq 2.1 \text{ MHz}$ ,  $4^1$  clock input sample time, AMUX/QADC64 configured for internal multiplexing only.)

Num	Parameter	Symbol	Min	Typ	Max	Unit
1	Source impedance at input <sup>2,3</sup>	$R_S$	—	7.5	—	$K\Omega$

**NOTES:**

1. Input sample time was increased from the 2 clocks used on channels connected directly to the QADC64 (AN0–AN4, AN48–AN59) to 4 on extended channels (ANX0–ANX31). This is to compensate for additional series resistance of the AMUX. It is possible that this can change back to 2 after characterization.

2. Maximum source impedance is application-dependent. Error resulting from pin leakage depends on junction leakage into the pin and on leakage due to charge-sharing with internal capacitance.

Error from junction leakage is a function of external source impedance and input leakage current. In the following expression, expected error in result value due to junction leakage is expressed in voltage ( $V_{errj}$ ):

$$V_{errj} = R_S * I_{OFF}$$

where  $I_{OFF}$  is a function of operating temperature. (See [Table E-15](#), Note 3.).

Charge-sharing leakage is a function of input source impedance, conversion rate, change in voltage between successive conversions, and the size of the filtering capacitor used. Error levels are best determined empirically.

Charge-sharing leakage for AMUX inputs will be larger due to the increased internal parasitic capacitances. In general, continuous conversion of the same channel may not be compatible with high source impedance.

3. AMUX/QADC64 configured for internal multiplexing only.

## E.9 CTM9 Electrical Characteristics

The electrical and timing characteristics of the CTM9 are the same as those of other MC68300/MC68HC16 family MCUs.

### E.9.1 5 V, 16.78 MHz Operating Conditions

**Table E-17 CTM9 5 V, 16.78 MHz Operating Conditions**

	Condition	Symbol	Min	Typ	Max	Units
Operating Temperature		Temp	-40		+125	°C
Main Supply Voltage		$V_{DD}$	4.50	5.00	5.50	V
Operating Frequency	Main Clock	$F_{clk}$	0		16.78	MHz

### E.9.2 5 V, 25.0 MHz Operating Conditions

**Table E-18 CTM9 5 V, 25 MHz Operating Conditions**

	Condition	Symbol	Min	Typ	Max	Units
Operating Temperature		Temp	-40		+125	°C
Main Supply Voltage		$V_{DD}$	4.50	5.00	5.50	V
Operating Frequency	Main Clock	$F_{clk}$	0		25.0	MHz



**Table E-19 FCSM Timing Characteristics**

( $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin frequency <sup>1</sup>	$f_{PCNTR}$	0	$f_{sys}/4$	MHz
2	Input pin low time <sup>1</sup>	$t_{PINL}$	$2.0/f_{sys}$	—	$\mu\text{s}$
3	Input pin high time <sup>1</sup>	$t_{PINH}$	$2.0/f_{sys}$	—	$\mu\text{s}$
4	Clock pin to counter increment	$t_{PINC}$	$4.5/f_{sys}$	$6.5/f_{sys}$	$\mu\text{s}$
5	Clock pin to new TBB value	$t_{PTBB}$	$5.0/f_{sys}$	$7.0/f_{sys}$	$\mu\text{s}$
6	Clock pin to COF set (\$FFFF)	$t_{PCOF}$	$4.5/f_{sys}$	$6.5/f_{sys}$	$\mu\text{s}$
7	Pin to IN bit delay	$t_{PINB}$	$1.5/f_{sys}$	$2.5/f_{sys}$	$\mu\text{s}$
8	Flag to IMB interrupt request	$t_{FIRQ}$	$1.0/f_{sys}$	$1.0/f_{sys}$	$\mu\text{s}$
9	Counter resolution <sup>2</sup>	$t_{CRES}$	—	$2.0/f_{sys}$	$\mu\text{s}$

**NOTES:**

- Value applies when using external clock.
- Value applies when using internal clock. Minimum counter resolution depends on prescaler divide ratio selection.

**Table E-20 MCSM Timing Characteristics**

( $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin frequency <sup>1</sup>	$f_{PCNTR}$	0	$f_{sys}/4$	MHz
2	Input pin low time <sup>1</sup>	$t_{PINL}$	$2.0/f_{sys}$	—	$\mu\text{s}$
3	Input pin high time <sup>1</sup>	$t_{PINH}$	$2.0/f_{sys}$	—	$\mu\text{s}$
4	Clock pin to counter increment	$t_{PINC}$	$4.5/f_{sys}$	$6.5/f_{sys}$	$\mu\text{s}$
5	Clock pin to new TBB value	$t_{PTBB}$	$5.0/f_{sys}$	$7.0/f_{sys}$	$\mu\text{s}$
6	Clock pin to COF set (\$FFFF)	$t_{PCOF}$	$4.5/f_{sys}$	$6.5/f_{sys}$	$\mu\text{s}$
7	Load pin to new counter value	$t_{PLOAD}$	$2.5/f_{sys}$	$3.5/f_{sys}$	$\mu\text{s}$
8	Pin to IN bit delay	$t_{PINB}$	$1.5/f_{sys}$	$2.5/f_{sys}$	$\mu\text{s}$
9	Flag to IMB interrupt request	$t_{FIRQ}$	$1.0/f_{sys}$	$1.0/f_{sys}$	$\mu\text{s}$
10	Counter resolution <sup>2</sup>	$t_{CRES}$	—	$2.0/f_{sys}$	$\mu\text{s}$

**NOTES:**

- Value applies when using external clock.
- Value applies when using internal clock. Minimum counter resolution depends on prescaler divide ratio selection.



**Table E-21 SASM Timing Characteristics**

( $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ )

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin low time	$t_{PINL}$	$2.0/f_{sys}$	—	$\mu s$
2	Input pin high time	$t_{PINH}$	$2.0/f_{sys}$	—	$\mu s$
3	Input capture resolution <sup>1</sup>	$t_{RESCA}$	—	$2.0/f_{sys}$	$\mu s$
4	Pin to input capture delay	$t_{PCAPT}$	$2.5/f_{sys}$	$4.5/f_{sys}$	$\mu s$
5	Pin to FLAG set	$t_{PFLAG}$	$2.5/f_{sys}$	$4.5/f_{sys}$	$\mu s$
6	Pin to IN bit delay	$t_{PINB}$	$1.5/f_{sys}$	$2.5/f_{sys}$	$\mu s$
7	OCT output pulse	$t_{OCT}$	$2.0/f_{sys}$	—	$\mu s$
8	Compare resolution <sup>1</sup>	$t_{RESCM}$	—	$2.0/f_{sys}$	$\mu s$
9	TBB change to FLAG set	$t_{CFLAG}$	$1.5/f_{sys}$	$1.5/f_{sys}$	$\mu s$
10	TBB change to pin change <sup>2</sup>	$t_{CPIN}$	$1.5/f_{sys}$	$1.5/f_{sys}$	$\mu s$
11	Flag to IMB interrupt request <sup>2</sup>	$t_{FIRQ}$	$1.0/f_{sys}$	$1.0/f_{sys}$	$\mu s$

**NOTES:**

1. Minimum resolution depends on counter and prescaler divide ratio selection.
2. Time given from when new value is stable on time base bus.

**Table E-22 DASM Timing Characteristics**

( $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ )

Num	Parameter	Symbol	Min	Max	Unit
1	Input pin low time	$t_{PINL}$	$2.0/f_{sys}$	—	$\mu s$
2	Input pin high time	$t_{PINH}$	$2.0/f_{sys}$	—	$\mu s$
3	Input capture resolution <sup>1</sup>	$t_{RESCA}$	—	$2.0/f_{sys}$	$\mu s$
4	Pin to input capture delay	$t_{PCAPT}$	$2.5/f_{sys}$	$4.5/f_{sys}$	$\mu s$
5	Pin to FLAG set	$t_{PFLAG}$	$2.5/f_{sys}$	$4.5/f_{sys}$	$\mu s$
6	Pin to IN bit delay	$t_{PINB}$	$1.5/f_{sys}$	$2.5/f_{sys}$	$\mu s$
7	OCT output pulse	$t_{OCT}$	$2.0/f_{sys}$	—	$\mu s$
8	Compare resolution <sup>1</sup>	$t_{RESCM}$	—	$2.0/f_{sys}$	$\mu s$
9	TBB change to FLAG set	$t_{CFLAG}$	$1.5/f_{sys}$	$1.5/f_{sys}$	$\mu s$
10	TBB change to pin change <sup>2</sup>	$t_{CPIN}$	$1.5/f_{sys}$	$1.5/f_{sys}$	$\mu s$
11	Flag to IMB interrupt request <sup>2</sup>	$t_{FIRQ}$	$1.0/f_{sys}$	$1.0/f_{sys}$	$\mu s$

**NOTES:**

1. Minimum resolution depends on counter and prescaler divide ratio selection.
2. Time given from when new value is stable on time base bus.



**Table E-23 PWMSM Timing Characteristics**

( $V_{DDL} = 3.3 \text{ Vdc} \pm 10\%$ ,  $V_{DDH} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ )

Num	Parameter	Symbol	Min	Max	Unit
1	PWMSM output resolution <sup>1</sup>	$t_{PWMR}$	—	—	$\mu\text{s}$
2	PWMSM output pulse <sup>2</sup>	$t_{PWMO}$	$2.0/f_{\text{sys}}$	—	$\mu\text{s}$
3	PWMSM output pulse <sup>3</sup>	$t_{PWMO}$	$2.0/f_{\text{sys}}$	$2.0/f_{\text{sys}}$	$\mu\text{s}$
4	CPSM enable to output set PWMSM enabled before CPSM, DIV23 = 0 PWMSM enabled before CPSM, DIV23 = 1	$t_{PWMP}$	$3.5/f_{\text{sys}}$ $6.5/f_{\text{sys}}$	—	$\mu\text{s}$
5	PWM enable to output set PWMSM enabled before CPSM, DIV23 = 0 PWMSM enabled before CPSM, DIV23 = 1	$t_{PWME}$	$3.5/f_{\text{sys}}$ $5.5/f_{\text{sys}}$	$4.5/f_{\text{sys}}$ $6.5/f_{\text{sys}}$	$\mu\text{s}$
6	FLAG to IMB interrupt request	$t_{FIRQ}$	$1.5/f_{\text{sys}}$	$2.5/f_{\text{sys}}$	$\mu\text{s}$

**NOTES:**

1. Minimum output resolution depends on counter and prescaler divide ratio selection.
2. Excluding the case where the output is always zero.
3. Excluding the case where the output is always zero.

## E.10 TouCAN Characteristics

**Table E-24 TouCAN AC Characteristics<sup>1</sup>**

Num	Parameter	Symbol	Value	Unit
1	CNTX0 – Delay from ICLOCK	—	19	ns
2	CNRX0 – Set-up to rise ICLOCK	—	0	ns
3	TOUCAN serial (Tx, Rx pins) max frequency	—	1	MHz

**NOTES:**

1. Measured at: 4.5V, 150°C



## E.11 CMFI FLASH Characteristics



**Table E-25 CMFI Program and Erase Characteristics**

( $V_{DDF} = 3.3V \pm 0.3V$ ,  $V_{PP} = 4.75V$  to  $5.25V$ ,  $T_A = T_L$  to  $T_H$ )<sup>1</sup>

Symbol	Meaning	Value			Units
		Minimum	Typical	Maximum	
$E_{PULSE}$	Number of erase pulses	8	8	27	Pulses
$T_{ERASE}$	Erase pulse time	98	100	102	mS
$P_{PULSE}$	Number of program pulses	—	800	48000 <sup>2</sup>	Pulses
$T_{PROG}$	Program pulse time	48	50	256.5	$\mu$ S

**NOTES:**

1.  $T_L$  is defined to be  $-40^\circ\text{C}$  and  $T_H$  is defined to be  $125^\circ\text{C}$ .
2. The worse case condition for programming time is at  $T_A = -40^\circ\text{C}$  and  $V_{PP} = 4.75$  volts.

**Table E-26 CMFI AC and DC Power Supply Characteristics**

Symbol	Meaning	Value
$V_{DDF}=V_{DDL}$	Operating voltage Read, Program or Erase	3.0 V to 3.6 V
$I_{DDF}$	Operating current at 40.0MHz, $V_{DDF} = 3.3V$ for a 256K-byte Read, Program or Erase operation Disabled	50 mA maximum 5 mA maximum
$V_{PP}$	External Program or Erase voltage Read Program or Erase	( $V_{DDF} - 350 \text{ mV}$ ) to 5.5 V $5.0 \text{ V} \pm 5\%$
$I_{PP}$	External Program and Erase current Read, $V_{PP} = 5V$ Program, $V_{PP} = 5V$ Erase, $V_{PP} = 5V$	<100 $\mu$ A 30 mA maximum 30 mA maximum




**Table E-27 CMFI FLASH EEPROM Module Life**

Symbol	Meaning	Value
P/E Cycles <sup>1</sup>	Maximum number of Program/ Erase cycles <sup>2</sup> before failure.	100 <sup>3,4</sup>
Retention	Data retention at average operating temperature of 85 °C.	10 years

- 1) A Program/Erase cycle is defined as switching the bits from 1 → 0 → 1.
- 2) Reprogramming of a CMFI array block prior to erase is not required.
- 3) Number of Program/Erase cycles to be adjusted pending characterization of production silicon.
- 4) Target failure rate at specified number of program/erase cycles of 2ppm pending characterization of production silicon.

### E.11.1 EPEB0 Pin Timing


The EPEB0 pin uses a two-period clock synchronizer that switches the signal CMF\_EPEE after two consecutive values of EPEB0 as shown in [Figure E-21](#). At first the value of CMF\_EPEE is unknown as the prior information for the EPEB0 pin is not provided. After two clocks with EPEB0 low the signal CMF\_EPEE is low. One high or low clock of EPEB0 will not cause CMF\_EPEE to switch. After two high or low clocks of EPEB0 CMF\_EPEE will switch to the value of EPEB0.



**Figure E-21 EPEB0 Pin Timing**

### E.11.2 FLASH Program/Erase Voltage Conditioning


A voltage of at least  $V_{DDL} - 0.35\text{ V}$  must be applied at all times to the  $V_{PP}$  pins or damage to the FLASH module can occur. FLASH modules can be damaged by power on and power off  $V_{PP}$  transients.  $V_{PP}$  must not rise to programming level while  $V_{DDL}$  is below the specified minimum value, and must not fall below the minimum specified value while  $V_{DDL}$  is applied. shows the  $V_{PP}$  and  $V_{DDL}$  operating envelope.



**Figure E-22  $V_{PP}$  and  $V_{DD}$  Power Sequencing**

Use of an external circuit to condition  $V_{PP}$  is recommended. [Figure E-23](#) shows a simple circuit that maintains required voltages and filters transients.  $V_{PP}$  is pulled up to  $V_{DDL}$  via Schottky diode D2, protecting  $V_{DDL}$  from excessive reverse current. D2 also protects the FLASH from damage should the programming voltage go to zero. Programming power supply voltage must be adjusted to compensate for the forward-bias drop across D1. R1 provides a discharge bleed path for C1. Allow for RC charge and discharge time constants when applying and removing power. When using this circuit,

keep leakage from external devices connected to the VPP pin low, to minimize diode voltage drop.



**Figure E-23 A Recommended External V<sub>PP</sub> Pin Conditioning Circuit**

## E.12 ROM Electrical Specifications

**Table E-28 IMB3 ROM AC/DC Characteristics**

Normal Operating Specifications		
V <sub>DDL</sub>	Operating Voltage	+3.3V +/- 0.3V
f <sub>max</sub>	Maximum Operating Frequency	33 MHz
T	Operating Temperature range	-40° to +125 °C