



MOTOROLA
Semiconductor Products Sector

Order Number: MS140131KT/D
Rev. 5.0, 5/2001

Short Haul Loop Dual PCM Codec-Filter/SLIC Chipset with GCI Interface

CONTENTS

Section 1 Overview

| | | |
|-----|--|-----|
| 1.1 | Introduction: MC1420232 CODSP and MC1430132 SHLIC. | 1-1 |
| 1.2 | Key Features | 1-1 |

Section 2 Applications

| | | |
|-----|---|-----|
| 2.1 | Recommended External Components | 2-3 |
| 2.2 | Overvoltage Protection | 2-3 |

Section 3 Pin Descriptions

| | | |
|-----|--------------------------------------|-----|
| 3.1 | Device Pinouts | 3-1 |
| 3.2 | MC1420232 Pin Descriptions | 3-2 |
| 3.3 | MC1430132 Pin Descriptions | 3-4 |
| 3.4 | Unused Pins | 3-5 |
| | 3.4.1 CODSP | 3-5 |
| | 3.4.2 SHLIC | 3-5 |
| 3.5 | Note on Decoupling | 3-6 |
| | 3.5.1 CODSP Decoupling | 3-6 |
| | 3.5.2 SHLIC Decoupling | 3-6 |

Section 4 Functional Characteristics of the SH-POTS System

| | | |
|-----|--|-----|
| 4.1 | On-Hook Conditions | 4-1 |
| 4.2 | Ringin g Injection | 4-3 |
| | 4.2.1 Balanced Ringin g | 4-3 |
| | 4.2.2 Semi-Unbalanced Ringin g | 4-4 |
| 4.3 | DC Feed Characteristics | 4-4 |
| | 4.3.1 Battery Voltage and Reversal | 4-5 |

| | | |
|-------|--|------|
| 4.4 | AC Transmission Characteristics (MS140131KT System)..... | 4-6 |
| 4.4.1 | Transmit and Receive Filter Characteristics..... | 4-6 |
| 4.4.2 | Transmit and Receive Gain | 4-7 |
| 4.4.3 | Source Impedance (Z_{CO})..... | 4-7 |
| 4.4.4 | Balance Impedance (Echo Canceller) | 4-8 |
| 4.5 | Metering..... | 4-8 |
| 4.5.1 | Metering Injection | 4-8 |
| 4.5.2 | Metering Characteristics..... | 4-10 |
| 4.6 | Tone Generation | 4-10 |
| 4.7 | CODSP Clock Recovery PLL..... | 4-14 |
| 4.7.1 | User-Defined I/O Pins | 4-14 |
| 4.7.2 | Test Functions..... | 4-14 |

Section 5 Electrical Characteristics

| | | |
|-------|--|------|
| 5.1 | Absolute Maximum Ratings | 5-1 |
| 5.2 | Operating Conditions..... | 5-1 |
| 5.3 | Thermal Shutdown SHLIC | 5-2 |
| 5.3.1 | Transient Energy Capability | 5-2 |
| 5.4 | DC Characteristics (MC1430132 SHLIC, Unless Otherwise Noted) | 5-2 |
| 5.4.1 | Power-On Reset | 5-3 |
| 5.4.2 | V_{DD3} Regulator..... | 5-4 |
| 5.4.3 | DCO DC Levels, Impedances | 5-6 |
| 5.4.4 | VAG Analog Ground Input | 5-6 |
| 5.4.5 | DC Loop Filter | 5-7 |
| 5.4.6 | DCC Input Pin | 5-7 |
| 5.4.7 | Characteristics for the Digital I/O Pins | 5-8 |
| 5.4.8 | Test Switch | 5-9 |
| 5.4.9 | Battery Switch | 5-9 |
| 5.5 | AC Characteristics (SHLIC)..... | 5-10 |
| 5.5.1 | Receive Path..... | 5-11 |
| 5.5.2 | Transmit Path | 5-11 |
| 5.5.3 | Overpower and Short Circuit Protection | 5-11 |
| 5.6 | Off-Hook Characteristics (MS140131KT System)..... | 5-13 |

Section 6 Detailed Programming Description

| | | |
|-----|-------------------------------------|-----|
| 6.1 | GCI Interface..... | 6-1 |
| 6.2 | Timeslot Address..... | 6-2 |
| 6.3 | SH-POTS GCI Interface: Timing | 6-3 |
| 6.4 | C/I Bits..... | 6-4 |
| 6.5 | Monitor Channel | 6-4 |

| | | |
|------|---|------|
| 6.6 | ID Request | 6-4 |
| 6.7 | Read Command | 6-5 |
| 6.8 | Write Command. | 6-5 |
| 6.9 | Memory Map of the CODSP. | 6-5 |
| 6.10 | Data RAM — MemID = 2. | 6-6 |
| 6.11 | LBO Register. | 6-7 |
| 6.12 | Alarm Bits | 6-8 |
| 6.13 | Meaning and Default Values of the Parameters. | 6-8 |
| 6.14 | Coprocessor Coefficient RAM — MemID = 4 | 6-11 |
| 6.15 | Meaning and Default Values of the Parameters. | 6-12 |
| 6.16 | Shared Memory — MemID = 5 | 6-14 |
| 6.17 | Meaning and Default Values of the Parameters. | 6-14 |

Section 7
Mechanical Specifications

| | | |
|-----|---|-----|
| 7.1 | MC1420232 Package Dimensions. | 7-1 |
| 7.2 | MC1430132 Package Dimensions. | 7-2 |
| 7.3 | Recommended Pad Layout for 44-Lead TQFP MC1420232 | 7-3 |

FIGURES

| | | |
|------|---|------|
| 1-1. | Block Diagram | 1-2 |
| 2-1. | Typical SH-POTS Application | 2-1 |
| 2-2. | Application Schematic for Two Analog Lines | 2-2 |
| 2-3. | Recommended Overvoltage Protection Options | 2-4 |
| 3-1. | Pin Assignments | 3-1 |
| 3-2. | MC1420232 CODSP Recommended Power-Supply Decoupling Arrangements | 3-7 |
| 4-1. | SH-POTS Line Voltages — Example | 4-1 |
| 4-2. | Nominal Hookswitch Detection Thresholds (Default Values) | 4-2 |
| 4-3. | Application Suggestion for Semi-Unbalanced Ringing Injection | 4-4 |
| 4-4. | DC Feed Characteristics | 4-5 |
| 4-5. | Transmit and Receive Frequency Response (Default) | 4-6 |
| 4-6. | Relative Group Delay, Transmit and Receive Paths (Digital-to-Digital) Referred to 1 kHz | 4-7 |
| 4-7. | Three-Element Z_{CO} Model | 4-8 |
| 4-8. | Metering Pulse Timing Diagrams | 4-9 |
| 5-1. | Block Diagram Showing Gains in Various Signal Paths in SHLIC | 5-10 |
| 5-2. | Short Circuit Protection | 5-12 |
| 6-1. | GCI Data Exchange | 6-1 |
| 6-2. | GCI Timing Diagram | 6-3 |
| 7-1. | Recommended Pad Layout for 44-Lead TQFP MC1420232 | 7-3 |

TABLES

| | | |
|-------|--|------|
| 2-1. | Recommended External Components | 2-3 |
| 3-1. | Pin Descriptions for MC1420232 CODSP | 3-2 |
| 3-2. | Pin Descriptions for MC1430132 SHLIC | 3-4 |
| 3-3. | MC1420232 CODSP Unused Pin Connections | 3-5 |
| 3-4. | MC1430132 SHLIC Unused Pin Connections | 3-6 |
| 4-1. | On-Hook Characteristics | 4-2 |
| 4-2. | Ringing Characteristics | 4-3 |
| 4-3. | DC Feed Characteristics [$R_{\text{feed}} = 60 \Omega$ Total ($50 \Omega + 10 \Omega$ Protection) x 2] | 4-5 |
| 4-4. | Examples of Z_{CO} Coefficients | 4-8 |
| 4-5. | Metering Characteristics (Determined by MC1420232 CODSP) | 4-10 |
| 4-6. | Tone Signal Levels (Common Values) | 4-11 |
| 4-7. | Tone Generator Division Values for Common Frequencies from ETS-300-001 and DTMF Tones | 4-12 |
| 4-8. | Required Frequency Setting Values (N) for a Melody Generator (Western Equal-Tempered Scale) | 4-13 |
| 5-1. | Absolute Maximum Ratings | 5-1 |
| 5-2. | Operating Conditions | 5-2 |
| 5-3. | Power Supply Currents | 5-3 |
| 5-4. | SHLIC Dissipation | 5-3 |
| 5-5. | Power-On Reset Characteristics | 5-4 |
| 5-6. | V_{DD3} Regulator Characteristics | 5-4 |
| 5-7. | Voltage Characteristics A Wire (AW), B Wire (BW) | 5-5 |
| 5-8. | Impedance Characteristics A Wire (AW), B Wire (BW) | 5-5 |
| 5-9. | Rx, Tx Characteristics | 5-6 |
| 5-10. | DCO Characteristics | 5-6 |
| 5-11. | VAG Characteristics | 5-6 |
| 5-12. | DC Loop Filter Characteristics | 5-7 |
| 5-13. | DCC Input Characteristics | 5-7 |
| 5-14. | Digital I/O Characteristics | 5-8 |
| 5-15. | Sense Bridge Inputs Characteristics | 5-8 |
| 5-16. | Test Switch Characteristics | 5-9 |
| 5-17. | Ringing Battery Switch Characteristics | 5-9 |
| 5-18. | Typical Gains | 5-10 |
| 5-19. | Short Circuit Protection Characteristics | 5-12 |
| 5-20. | Off-Hook Characteristics (MS140131KT System) | 5-13 |
| 6-1. | GCI Mode and Timeslot Address Programming | 6-2 |
| 6-2. | GCI Interface: Timing Characteristics | 6-3 |
| 6-3. | C/I Bit Allocation | 6-4 |
| 6-4. | Memory Map for CODSP | 6-6 |
| 6-5. | Data RAM: Memory Map | 6-6 |

| | | |
|-------|---|------|
| 6-6. | LBO Register Description | 6-7 |
| 6-7. | Data RAM: Description and Default Values | 6-8 |
| 6-8. | Coprocessor Coefficient RAM: Memory Map | 6-11 |
| 6-9. | Coprocessor Coefficient RAM: Description and Default Values | 6-12 |
| 6-10. | Shared Memory: Memory Map | 6-14 |
| 6-11. | Shared Memory: Description and Default Values | 6-14 |

SECTION 1

OVERVIEW

1.1 INTRODUCTION: MC1420232 CODSP AND MC1430132 SHLIC

The MS140131KT chipset provides all the functions necessary to connect analog telephone sets or other analog terminals (telefax, answering machines, modems, etc.) into digital communication systems. It provides an economical solution for the traditional “BORS(C)HT” [Battery, Overvoltage, Ringing, Supervision, (Codec), Hybrid, Test] functions found in central-office exchanges, but is optimized for short-range communication [e.g., up to 500 m with 5 RENs (Ringer Equivalence Number) attached]. Virtually all system-dependent parameters can be set under software control, giving an unprecedented flexibility to the system integrator, as well as optimizing the system cost. The digital interface to the SH-POTS (Short Haul, Plain Old Telephone System) chipset uses the industry-standard GCI interface¹. The system architecture has been designed to offer the most cost-effective solution for short haul systems, yet offers the full flexibility required to meet worldwide analog telephony standards. The MS140131KT chipset is also suitable for Q.552 applications.

The MS140131KT chipset comprises three devices (see Figure 1-1): a pair of high-voltage devices, the Short Haul Line Interface Circuit (SHLIC) which provides the signal and power interface to the analog lines (one per line), and a low-voltage CMOS, DSP-based dual codec/control device (CODSP) which provides all signal processing and control functions for up to two lines.

1.2 KEY FEATURES

- Digitally Programmable Transmission and Signalling Characteristics Meet Worldwide Specification Requirements
- Integrated Ringing: Sine or Trapezoid with Auto Cadence
- Metering Injection (12 or 16 kHz)
- Support On-Hook Transmission: ADSI, CLIP
- Battery Reversal
- Codec and AC Parameters (Z_{CO} and Hybrid) are Fully Programmable (A-Law or μ -Law)
- Tone Generators for Signalling and Testing
- Loop Current Control and Monitoring are Programmable

1. The General Circuit Interface (GCI) is an interface specification developed jointly by Alcatel, Italtel, GPT, and Siemens, March 1989, Issue 1.0.

- Minimal External Components
- Codec and SLIC Functions for Two Lines
- Low-Cost POTS Interface for Short Range
- Standard GCI Interface with Timeslot Assigner
- Test Support (Test Load Switch, Loopback, Tone Generators)
- Supports up to -72 V on V_{BAT} Ring and -35 V on V_{BAT} Speech
- CODSP (Dual Codec) is 3.3 V with 5 V Tolerant Input for Low Power Consumption




Figure 1-1. Block Diagram

SECTION 2

APPLICATIONS

Figure 2-1 shows a typical SH-POTS application using Motorola semiconductor chip solutions. The short haul dual PCM chipset provides all necessary functions to connect analog telephone sets or fax terminals to digital communications systems.

- Advanced ISDN NT (NTplus), Smart NT1 Personal Router
- Analog/Digital PABX
- Cable Telephone Systems (Set-Top Box)
- Remote Telephone Access Systems
 - Fiber to the Curb
 - Radio in the Loop
- Internet Telephones




Figure 2-1. Typical SH-POTS Application




Figure 2-2. Application Schematic for Two Analog Lines

2.1 RECOMMENDED EXTERNAL COMPONENTS

Table 2-1. Recommended External Components

| Component | Function | x | Comment |
|-----------------------------------|-----------------------------------|----------------|--|
| R _{B1} , R _{B2} | Feed resistor | 50 Ω | 1/4 W ±1% (see Note 1) |
| R _{PROT} | Protection resistance | 2 x 10 Ω | |
| Z _{test} | Test resistor | 510 Ω | 1/4 W, optional |
| R _{F1} , R _{F2} | DC bias filter | 10 kΩ | |
| C _{B1} , C _{B2} | No-load stabilization | 1 nF | 100 V (see Note 2) |
| C _{DCI} | DC feed separation | 330 nF | 5% |
| C _{F1} , C _{F2} | DC bias filter | 470 nF | 100 V, 10% |
| C _{VAG} | Analog ground decoupling | 100 nF | |
| CV3A | Analog 3.3 V regulator decoupling | 10 μF + 100 nF | |
| CV3D | Digital 3.3 V decoupling | 10 μF + 100 nF | |
| C _S | Battery supply decoupling | 100 nF | 100 V |
| C _{PLL} | PLL loop filter | 4.7 nF | |
| C _{PWRS} | Power-on reset delay | 100 nF | |
| R _{PWS} | Power-on reset delay | 100 kΩ | |
| D ₁ | Power loss reset | — | Any small signal diode |
| D _p | Battery input protection | — | BAT46 required depending on the power supplies |
| C _D | 5 V power supply decoupling | 100 nF | |

- NOTES:**
1. A ±1% results in a maximum longitudinal balance of 40 dB. For higher values, more precise matching is required (e.g., ±0.1% for 46 dB).
 2. Capacitors are generally not required. They are foreseen to stabilize the line driver outputs when active but driving no load (test condition only).

2.2 OVERVOLTAGE PROTECTION

There are several recommended overvoltage protection options. The application will determine the most appropriate one to choose (e.g., in-house only systems with minimal protection requirements, or systems with loops outside a protected environment requiring more extended protection).

The first external protection network to protect the line circuit against foreign voltages consist of resistors R_{PR1} and R_{PR2} and an overvoltage protection component (see Figure 2-3). Series resistors R_{PR1} and R_{PR2} can be PTC, poly-switch, or fusible components.

For further protection, the simplest and cheapest solution is a diode bridge between SA, SB and V_{SSB}, BATR, respectively. The diodes must be able to allow current peaks more than 20 A.

In case the battery BATR can not accept these high current peaks, add a voltage clamping component to V_{SS}, or a transient suppressor between each line and V_{SS}. The clamp voltage or protection voltage minimum must always be larger than the maximum used ringing battery BATR.

The protection components must be dimensioned in such a way that the transient energy on the chip pins AW, BW does not exceed 1 mJoule (or, the energy on-chip because of one lightning pulse).




Figure 2-3. Recommended Overvoltage Protection Options

SECTION 3

PIN DESCRIPTIONS

3.1 DEVICE PINOUTS




Figure 3-1. Pin Assignments

3.2 MC1420232 PIN DESCRIPTIONS

Table 3-1. Pin Descriptions for MC1420232 CODSP

| Pin Name | Pin No. | Pin Description | Type (See Note) |
|------------------|---------|---|--------------------|
| JTDO | 1 | JTAG test port data out | DO |
| JTCK | 2 | JTAG test port clock | Dlu |
| JTMS | 3 | JTAG test port mode select | Dlu |
| JTDI | 4 | JTAG test port data in | Dlu |
| JTRS | 5 | JTAG test port reset | Dlu |
| VDD3D | 6 | Digital section supply voltage | P |
| D _{out} | 7 | GCI port upstream data | DO5 |
| D _{in} | 8 | GCI port downstream data | DI5 |
| DCL | 9 | GCI port data clock | DI5 |
| FSC | 10 | GCI port frame clock | DI5 |
| VSSD | 11 | Digital ground (0 V) | P |
| AD2 | 12 | GCI port timeslot select, MSB | DI |
| AD1 | 13 | GCI port timeslot select | DI |
| AD0 | 14 | GCI port timeslot select, LSB | DI |
| GCIM | 15 | GCI port operating mode (0 = 1 timeslot, 1 = 8 timeslots) | DI5 |
| TST[1] | 16 | SHLIC 1 test select | DO |
| BR[1] | 17 | SHLIC 1 bat reverse control | DO |
| RNG[1] | 18 | SHLIC 1 ring control | DO |
| PU[1] | 19 | SHLIC 1 power-up control | DB |
| SCLK | 20 | System clock (test only) | DI |
| PLLCK | 21 | PLL clock (test only) | DI5 |
| CPLL | 22 | PLL loop filter capacitor | AO |
| Rx[1] | 23 | SHLIC 1 Rx analog signal | AO |
| Tx[1] | 24 | SHLIC 1 Tx analog signal | AI |
| VDD3A | 25 | Analog supply voltage | P |
| VAG | 26 | Analog ground reference voltage output | AO |
| VSSA | 27 | Analog ground (0 V) | P |
| DCO[1] | 28 | SHLIC 1 DC loop output | AI |
| DCC[1] | 29 | SHLIC 1 DC loop control | AO |
| DCO[0] | 30 | SHLIC 0 DC loop output | AI |
| DCC[0] | 31 | SHLIC 0 DC loop control | AO |
| Tx[0] | 32 | SHLIC 0 Tx analog signal | AI |

Table 3-1. Pin Descriptions for MC1420232 CODSP (continued)

| Pin Name | Pin No. | Pin Description | Type (See Note) |
|------------------|---------|---------------------------------------|--------------------|
| Rx[0] | 33 | SHLIC 0 Rx analog signal | AO |
| Z _{out} | 34 | Digital I/O drive control (test only) | DB |
| TEST | 35 | Test mode select (test only) | DId |
| TST[0] | 36 | SHLIC 0 test select | DO |
| BR[0] | 37 | SHLIC 0 bat reverse control | DO |
| RNG[0] | 38 | SHLIC 0 ring control | DO |
| PU[0] | 39 | SHLIC 0 power-up control | DB |
| SPIDI | 40 | SPI port data in (user I/O) | DB |
| SPICS | 41 | SPI port chip-select (user I/O) | DB |
| SPICK | 42 | SPI port clock (user I/O) | DB |
| SPIDO | 43 | SPI port data out (user I/O) | DB |
| PWRS | 44 | Reset input | DIs |

NOTE: The first letter differentiates between:

- D: Digital
- A: Analog
- P: Power

The second letter differentiates between:

- I: Input
- O: Output
- B: Bidirectional

The third letter differentiates between:

- d: Pin with internal pull-down
- u: Pin with internal pull-up
- s: Pin with Schmitt-trigger input
- 5: 5 V compatible input
- NC: No connect

3.3 MC1430132 PIN DESCRIPTIONS

Table 3-2. Pin Descriptions for MC1430132 SHLIC

| Pin Name | Pin No. | Pin Description | Type |
|-------------------|---------|--|------|
| V _{SSB} | 1 | Battery ground (0 V) | P |
| BW | 2 | B wire output | AB |
| BAT | 3 | Battery voltage (output, do not connect) | P |
| BATS | 4 | Battery voltage input, SPEECH mode | P |
| BATR | 5 | Battery voltage input, RING mode | P |
| PU | 6 | Power-up control | DI |
| NC | 7 | Do not connect; thermal conduction pin | NC |
| NC | 8 | Do not connect; thermal conduction pin | NC |
| RNG | 9 | Ring mode control | DI |
| BR | 10 | Battery reverse control | DI |
| TST | 11 | Test mode control | DI |
| VAG | 12 | Analog ground reference input | P |
| V _{DD5A} | 13 | Analog supply voltage | P |
| V _{SSA} | 14 | Analog ground, 0 V | P |
| V _{DD3} | 15 | 3 V regulator output | P |
| DCLF2 | 16 | DC bias filter capacitor 2 | AO |
| DCLF1 | 17 | DC bias filter capacitor 1 | AO |
| Rx | 18 | Analog receive signal | AO |
| Tx | 19 | Analog transmit signal | AI |
| DCC | 20 | DC loop control input | DI |
| NC | 21 | Do not connect; thermal conduction pin | NC |
| NC | 22 | Do not connect; thermal conduction pin | NC |
| DCI | 23 | DC loop control separation filter input | AI |
| DCO | 24 | DC loop control output | AO |
| SSB | 25 | Loop test resistor switch | AI |
| SB | 26 | B wire sense input | AI |
| SA | 27 | A wire sense input | AI |
| AW | 28 | A wire output | AB |

- NOTES:**
1. A $\pm 1\%$ results in a maximum longitudinal balance of 40 dB. For higher values, more precise matching is required (e.g., $\pm 0.1\%$ for 46 dB).
 2. Capacitors are generally not required. They are foreseen to stabilize the line driver outputs when active but driving no load (test condition only).

3.4 UNUSED PINS

3.4.1 CODSP

Table 3-3 lists the pins on the CODSP that are not connected. Pins that are not used in the application should be connected as described here. Failure to do so could result in excessive sensitivity to RFI or other erratic behavior. A 0 or 1 indicates that the pin should be connected to ground or to the device's digital supply. A “—” indicates that the pin is an output and must be left unconnected.

**Table 3-3. MC1420232 CODSP
Unused Pin Connections**

| Pin Name | Pin No. | Connect To |
|------------------|---------|----------------------------|
| SPDO | 43 | — |
| GCIM | 15 | 0, 1 (GCI mode select) |
| AD0 | 14 | 0, 1 (GCI timeslot select) |
| AD1 | 13 | 0, 1 (GCI timeslot select) |
| AD2 | 12 | 0, 1 (GCI timeslot select) |
| JTDI | 4 | 1 (VDD3D) |
| JTDO | 1 | — |
| JTCK | 2 | 1 (VDD3D) |
| JTMS | 3 | 1 (VDD3D) |
| JTRS | 5 | 0 (VSS) |
| SCLK | 20 | VSS |
| PLLCK | 21 | VSS |
| Z _{out} | 34 | VSS |
| TEST | 35 | VSS |

3.4.2 SHLIC

Table 3-4 lists the pins on the SHLIC that are not connected. The NC pins (7, 8, 21, and 22) are connected to the device substrate, which is at a voltage equal to the V_{BATR} supply pin, and may optionally be electrically connected to this pin.

The BAT pin is the internal supply to the line drivers, and adopts the voltage of V_{BATR} or V_{BATS}, plus the voltage drop across the internal switch, depending on the operating mode. In low-voltage only systems (very short connections), the BAT pins, V_{BATR} and V_{BATS}, may all be connected together and a single supply (e.g., -27 V) may be used for both ringing and speech modes. (In this mode, the voltage drop of the internal switches is avoided.)

**Table 3-4. MC1430132 SHLIC
Unused Pin Connections**

| Pin Name | Pin No. | Connect To |
|----------|---------|------------------------------|
| BAT | 3 | No connect or see text above |
| NC | 7 | No connect or see text above |
| NC | 8 | No connect or see text above |
| NC | 21 | No connect or see text above |
| NC | 22 | No connect or see text above |

3.5 NOTE ON DECOUPLING

As in any system, the PCB layout and supply decoupling can influence the system performance, particularly with respect to noise.

3.5.1 CODSP Decoupling


- It is recommended to connect V_{DD3D} and V_{DD3A} (digital and analog supply pins) in a star configuration from the supply (either from the SHLIC or from an external supply), and each pin be independently decoupled using 10 μ F in parallel with 100 nF.

In two-line systems, using the SHLIC regulator to supply only the CODSP (i.e., no other use is made of the regulator), one SHLIC may be used to provide V_{DD3D} power and the other V_{DD3A} , thus giving improved decoupling between analog and digital supplies. See Figure 3-2.


- The VAG line (analog signal reference) must always be properly decoupled using 100 nF, placed as close as possible to the CODSP device.

3.5.2 SHLIC Decoupling

- The SHLIC should use separate 100 nF decoupling capacitors between V_{DD5A} and V_{SSB} , and V_{DD5A} and V_{SSA} . When the on-board regulator of the SHLIC is not used, no capacitor is required at the V_{DD3} pin.



(a) Arrangement A



(b) Arrangement B

Figure 3-2. MC1420232 CODSP Recommended Power-Supply Decoupling Arrangements

SECTION 4

FUNCTIONAL CHARACTERISTICS OF THE SH-POTS SYSTEM

For reference, Figure 4-1 shows the typical voltages on tip and ring during various stages of operation. For detailed electrical parameters, refer to Section 5.




Figure 4-1. SH-POTS Line Voltages — Example

4.1 ON-HOOK CONDITIONS

When a line is not in use (on-hook), the designer may select either the speech battery or the ringing battery as the supply to the line drivers. In the on-hook mode, most of the internal circuits are put into a low-power operating mode to minimize supply currents. The A and B wire outputs are effectively connected to the supply voltage, thus applying this voltage (minus a small saturation voltage) to the line. The output is current-limited in this mode, thus protecting against short circuits and limiting any inrush current when a set goes off-hook. If the SHLIC detects a current in excess of a (programmable) limit, the off-hook

condition will be detected (an on-chip debouncer with selectable delay avoids accidental hookswitch detection), and the circuit will be put into active speech mode. The nominal off-hook detection currents and hysteresis are shown in Figure 4-2. When a line is in the on-hook condition, the system designer may select, under program control via the GCI bus, an “on-hook active mode,” whereby, on-hook signalling (ADSI, CLIP, etc.) can be performed in either direction (though battery reversal is not available in this mode).

The hookswitch detector has a programmable debounce timer. Times of 8, 16, 24, or 64 ms can be selected. (The timer is common for both channels.)




Figure 4-2. Nominal Hookswitch Detection Thresholds (Default Values)

Table 4-1. On-Hook Characteristics

| Parameter | Condition | Min | Max | Unit | Note |
|----------------------------|--|--------------|--------------|------|------|
| V_{feedO} | Open-line feed voltage | V_{BATS-1} | V_{BATR-1} | V | 1 |
| I_{on} | Line current guaranteeing on-hook state | 4.67 | 7.93 | mA | 2 |
| I_{off} | Line current guaranteeing off-hook state | 7.86 | 12.14 | mA | 2 |
| I_{OHYST} | Hookswitch detect hysteresis | 2 | — | mA | 2 |
| I_{OC} | Peak over-current limit, on-hook mode | — | 145 | mA | 3 |
| V_{biasH} V_{biasL} | Bias voltage during ADSI mode on A (H) and B (L) wires, ref. BAT pin | 2 | 4 | V | |

- NOTES:**
- $I_{line} = 0$ mA, independent of battery reversal mode. This voltage is selected by the user. The output impedance when in the on-hook condition is set by the sense resistors R_{feed} . The hook-switch detector has a programmable debounce timer. Times of 8, 16, 24, or 64 ms can be selected (common for both channels).
 - These are the default values after reset. The on-hook and off-hook thresholds can be individually programmed in the range 0 to 63 mA nominal.
 - This is the intrinsic current limit of the output driver. This current can only be seen during on-hook to off-hook transients, or during ringing into a short-circuit load during the ring-trip delay period. The actual value measured will depend on the load resistance used.

4.2 RINGING INJECTION

4.2.1 Balanced Ringing

The SH-POTS chipset is capable of directly injecting a ringing signal of up to 50 V_{rms} (sine wave) without the need for additional external components. The technique of “balanced ringing” is used, which allows this large voltage swing to remain within the technology limits of the SHLIC device. (Balanced ringing requires a specific algorithm for ring-trip detection, which is also implemented by the chipset.) The SH-POTS chipset allows the user to program a dc offset during ringing as well as a reduced amplitude ringing signal, should the application require this. Ringing waveform, frequency, amplitude, and cadence, as well as ring-trip thresholds, are controlled by the CODSP device, and are all programmable. Ringing cadence can be automatic, with independently programmable ring and pause times, or ringing can be controlled directly via the GCI bus. In the automatic cadence mode, ringing bursts on both channels can be optionally interleaved, if simultaneously active, to avoid peaks in current from the ringing battery supply.

Table 4-2. Ringing Characteristics

| Parameter | Condition | Min | Max | Unit | Note |
|--------------------|--|----------|--------|------------------|------|
| F _R | Ringing frequency 16.66, 20, 25 Hz 50 Hz | -1 -2 | 1 2 | Hz | |
| SF _{NR} | Single-frequency noise, 10 Hz to 4 kHz | — | -63 | dBm | |
| V _R | Ringing voltage (max), V _{BATR} = -72 V | 50 | — | V _{rms} | 1 |
| D _R | Ringing distortion, sine mode 30 Hz to 132 kHz | — | 5 | % | |
| t _{RTD} | Ring-trip delay, load = 500 Ω + 4 μF | — | 150 | ms | |
| t _{RTDEB} | Ring-trip debounce time | 0 | 30 | ms | 2 |
| t _C | Ring-cadence times (active and silent) | 1 | 255 | n/n | 4 |
| I _{RTH} | Ring-trip current, high threshold | 6.0 | 12.0 | mA | 3 |
| I _{RTL} | Ring-trip current, low threshold | 3.5 | 9.5 | mA | 3 |
| H _{RT} | Ring-trip hysteresis | 2 | — | mA | 3 |

- NOTES:**
1. Ringing voltage is user-programmable from 0 to 70 V_{p(diff)} between the A and B wires (NB, the ringing battery voltage must be large enough to encompass this voltage) in 256 steps. The default is the maximum value. Condition: Load = 0 mA.
 2. User-selectable 0 or 30 ms. Default is 30 ms.
 3. These are the default values after reset. The max and min ring-trip thresholds can be individually programmed in the range 0 to 63 mA nominal. The ring-trip detect mask time is used to bridge the zero-crossings of the ringing signal, and is programmable between 0 and 32 ms in 125 μs steps.
 4. Units are periods of the selected ringing frequency. The default values are 1 s on, 3 s off, with a ringing frequency of 50 Hz.

4.2.2 Semi-Unbalanced Ringing

In order to support “semi-unbalanced ringing” (dc bias equal to V_{BATR} superimposed on the differential ringing signal), two of these outputs will be active high during the active ringing period on each channel (SPICK for channel 0 and SPICS for channel 1). This can be used to drive a relay via an external NPN transistor, as shown in Figure 4-3.




Figure 4-3. Application Suggestion for Semi-Unbalanced Ringing Injection

4.3 DC FEED CHARACTERISTICS

As shown in Figure 4-4, the SH-POTS chipset implements a constant-current feed. The limit current and the residual resistance (slope of the characteristic) are both programmable by the user. The dc characteristic falls into three regions. When the combination of line and subset result in a current less than the programmed limit current, the system behaves like a battery with a fixed feed resistance of 120 Ω , and a voltage equivalent to the speech supply voltage (V_{BATS}) minus the bias voltage on both lines (6 V nominal in total). Should line conditions permit a current that exceeds the programmed limit current, the system enters the constant-current feed mode described above. In order to protect the output stage in the transition region at higher line currents (in excess of 50 mA), a third region is defined, where the system synthesizes a fixed feed resistance of 200 Ω . The slope of the voltage/current characteristic in the constant-current mode can be user-programmed to select the effective feed-resistance.

NOTE

The SHLIC device includes over-temperature protection, that activates at 165°C in case of overheating of the device.




Figure 4-4. DC Feed Characteristics

Table 4-3. DC Feed Characteristics

[$R_{feed} = 60 \Omega$ Total ($50 \Omega + 10 \Omega$ Protection) x 2]

| Parameter | Condition | Min | Max | Unit |
|------------------|--|-----|-----|------|
| V_{biasH} | Bias voltage, A wire ($I_{line} = 0$) | 2.5 | 3.5 | V |
| V_{biasL} | Bias voltage, B wire ($I_{line} = 0$) | 2.5 | 3.5 | V |
| TOL_{ICL} | Current limit tolerance | -15 | 15 | % |
| $T_{R_{feed}CL}$ | Tolerance on programmed R_{feed} when in current-limit | -15 | 15 | % |
| I_{CL} | Current-limit, useful programmed range | 20 | 70 | mA |

4.3.1 Battery Voltage and Reversal

The open-line voltage (i.e., the voltage seen on the line when on-hook) is user-selectable for each channel via an internal register. It can be either the ringing battery supply (most common use) or the speech battery supply. The speech battery supply is automatically selected when an off-hook condition is detected, independently of these control bits. The selected supply voltage is maintained when the on-hook signalling function (ADSI) is enabled.

The polarity of the line feed can be dynamically controlled by the user. In the “normal” condition, the A wire is the most positive. Thus, reversal makes the B wire the most positive. Battery reversal is fast (audible), is controlled by programming an internal register, and is independent for both channels. The selected polarity is used in all states (on-hook, off-hook, ringing, etc.) except for on-hook signalling, which is in normal battery mode.

4.4 AC TRANSMISSION CHARACTERISTICS (MS140131KT SYSTEM)

4.4.1 Transmit and Receive Filter Characteristics

The SH-POTS chipset implements transmit and receive filters according to ITU-T (G.712). These filters can be reprogrammed by the user for specific requirements. Please contact a Motorola sales office for more information. The implemented default filter characteristics are shown in Figures 4-5 and 4-6.




Figure 4-5. Transmit and Receive Frequency Response (Default)




Figure 4-6. Relative Group Delay, Transmit and Receive Paths (Digital-to-Digital) Referred to 1 kHz

4.4.2 Transmit and Receive Gain

Transmit (from analog subset towards the switching system) and receive gains are user-programmable, independently for both lines. The default values are 0 dB in the transmit direction, and -7 dB in the receive direction.

4.4.3 Source Impedance (Z_{CO})

The central-office impedance, Z_{CO} , is synthesized using digital signal processing techniques. This renders it very stable, and moreover, programmable by the user by means of coefficients which are loaded via the GCI. Real or complex Z_{CO} impedances can be synthesized using the common three-element model (R_s , R_p , C_p ; see Figure 4-7). The Z_{CO} setting is common for both lines. Both real and complex Z_{CO} impedances can be programmed to address the local requirements of specifications worldwide, and cover the following range.


Using the default coefficient values, the return loss when measured against 600 Ω (using 0 dBm input signal level) is better than 20 dB in the 300 to 3400 Hz band, and better than 10 dB at 10 kHz.

Real impedances: 600 Ω to 900 Ω

Complex impedances: R_s from 160 Ω to 500 Ω

R_p from 300 Ω to 1000 Ω

$R_p//C_p$ pole from 725 Hz to 5 kHz.


Figure 4-7. Three-Element Z_{CO} Model

4.4.4 Balance Impedance (Echo Canceller)

The balance impedance (model of the line plus set impedance used to separate the receive and transmit signals in the “hybrid”) is independently programmable (though is the same for both channels). Default values offer echo return loss of better than 20 dB, though optimization to specific line and set characteristics may yield further improvement.

Table 4-4. Examples of Z_{CO} Coefficients

| | R_s | R_p | C_p | Z_{CO}^{Sh} Alfa3 | Z_{CO}^{A2} | RZ_{CO} | Z_{CO}^{-} Gamma | Z_{CO}^{-} Alfa3 | Ftx | A_p | Nan | ACG |
|----------------|-------|-------|--------|------------------------|---------------|-----------|-----------------------|-----------------------|-----|-------|------|-----|
| Belgium | 600 | 0 | 0 | 0 | 0 | 3 | 0 | 0 | 237 | 0 | 0 | 103 |
| Germany | 220 | 820 | 115 nF | 0 | 40 | 9 | 9 | 5 | 52 | 346 | 512 | 125 |
| Europe | 270 | 750 | 150 nF | 0 | 19 | 7 | 15 | 4 | 122 | 388 | -179 | 125 |
| Z_{CO}^{850} | 850 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 282 | 0 | 0 | 123 |
| Z_{CO}^{900} | 900 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 290 | 0 | 0 | 126 |

| | h0 | h1 | h2 | h3 | a0 | c5 | b0 | Dzd0 | Dzd1 |
|----------------|-----|-----|-----|-----|----|----|----|------|------|
| Belgium | 4 | -22 | 105 | 95 | 0 | 0 | 0 | 1 | 1 |
| Germany | -31 | 48 | 1 | 156 | 0 | 0 | 0 | 0 | 0 |
| Europe | 3 | -23 | 118 | 88 | 0 | 0 | 0 | 0 | 0 |
| Z_{CO}^{850} | 4 | -22 | 105 | 95 | 0 | 0 | 0 | 1 | 1 |
| Z_{CO}^{900} | 4 | -22 | 105 | 95 | 0 | 0 | 0 | 1 | 1 |

4.5 METERING

4.5.1 Metering Injection

Metering pulses of selectable frequency (12 kHz or 16 kHz) and programmable amplitude can be injected into either analog channel independently. The width of the injected pulse is determined by the user (on/off mode), or by an internal timer (burst mode) which can be set by the user from 2 ms to 510 ms in steps of 2 ms. The metering signal is always a multiple of half metering periods. See Figure 4-8.

Metering is initiated on a channel by an active low state on the corresponding \overline{MPI} bit in the GCI C/I byte.




Figure 4-8. Metering Pulse Timing Diagrams

The metering level on the line is set by: $V_{LM} = (V_{GEN} Z_M) / (Z_M + Z_{COM})$ where:

V_{LM} = metering pulse level on the line

V_{GEN} = set level of the metering generator

Z_M = impedance of the metering load

Z_{COM} = CO impedance at the metering frequency.

The metering level V_{GEN} is selectable from 0 to a maximum level of 230 mVrms (500 m line with $Z_{CO} = 900 \Omega$) in 15 linear steps. The internal tolerance on the metering signal level is $\pm 10\%$.

4.5.2 Metering Characteristics

Table 4-5. Metering Characteristics (Determined by MC1420232 CODSP)
(Conditions: Refer to Section 5.2)

| Parameter | Condition | Min | Max | Unit | Note |
|-------------------|---|--------|-------------------|-------|------|
| F _{ML} | Metering frequency, 12 kHz | 11,940 | 12,060 | Hz | 1 |
| F _{MH} | Metering frequency, 16 kHz | 25,920 | 16,080 | Hz | 1 |
| SFN1 | Single-frequency noise, subharmonics for 12 kHz, 30 Hz to 12 kHz for 16 kHz, 30 Hz to 12 kHz | — | -69 | dBm0 | |
| SFN2 | Single-frequency noise, mixed products 12 kHz, 12 kHz to 20 kHz 12 kHz, 20 kHz to 132 kHz 16 kHz | — | -51 -69 -69 | dBm0 | |
| N _{MC} | In-band noise due to metering signal | — | -60 | dBmp | 2 |
| N _{MT} | Transient noise due to metering pulse | — | -35 | dBm0 | 2 |
| THD _M | Metering total harmonic distortion, 30 Hz to 132 kHz, out of CODSP | — | 0.5 | % | |
| D _M | Metering signal distortion at load | — | 5 | % | 3 |
| V _{LM} | Metering pulse amplitude, maximum level with Z _{CO} = 900 Ω, R _{line} = 130 Ω | 207 | 253 | mVrms | 4 |
| SYMM | Metering symmetry, A and B wires | 24 | — | dB | 5 |
| SFN _{TX} | Single frequency noise, mixed products, 10 Hz to 4 kHz, Tx path | — | -63 | dBm | |

- NOTES:**
1. Tolerance = ±0.5%.
 2. Measured in accordance to ITU-T Specification 071 (Blue Book).
 3. On 200 Ω.
 4. Tolerance = ±10%.
 5. Tolerance = max 6%.

4.6 TONE GENERATION

The SH-POTS system allows the injection of user programmable tones, independently per channel, for signalling or user test purposes. Per channel, a tone comprising two programmable (sine wave) frequencies and programmable amplitudes can be generated (in this way, the most common call-progress and information tones, melody notes, or DTMF tones can be synthesized). The tone signal is added to the speech signal (the user must be aware of possible clipping which may occur if high signal levels are programmed), or the speech signal can also be muted during a tone burst. The tone burst duration is under user control only (the control bits for mute and tone insertion occupy the same register, which simplifies the generation of tone bursts).

The amplitude of each frequency within the tone can be independently set from 0 to the maximum level in 256 linear amplitude steps (8-bit value), with $n = 63$ corresponding to 0 dBm on the line. From this, the line signal level, V_{TL} , for a given gain factor n is given by:

$$V_{TL} = 20 \log(n/63) \text{ in dBm}$$

or

$$n = \text{int}(63 \times 10^{(Vt/20)} + 0.5)$$

Table 4-6 lists values for n, for a range of tone signal levels.

The tone frequency is given by:

$$F_{\text{out}} = 250 \times N / 256 \text{ Hz,}$$

where N is a 16-bit value (thus, N = 1024 yields a tone of 1 kHz) or

$$N = \text{int}(F_{\text{out}} \times 256/250 + 0.5)$$

The tone generated has continuous phase if the programmed frequency is changed during the course of a tone (this is not so if the generator is stopped and restarted). Tables 4-7 and 4-8 list the values of N required to generate commonly occurring frequencies, and the resulting error.

Table 4-6. Tone Signal Levels (Common Values) (See Note)

| dBm | n | Actual | Error (dB) |
|------|----|--------|------------|
| 3 | 89 | 3.00 | 0.00 |
| 1.5 | 75 | 1.51 | 0.01 |
| 0 | 63 | 0.00 | 0.00 |
| -1.5 | 53 | -1.50 | 0.00 |
| -3 | 45 | -2.92 | 0.08 |
| -6 | 32 | -5.88 | 0.12 |
| -8 | 25 | -8.03 | -0.03 |
| -10 | 20 | -9.97 | 0.03 |
| -15 | 11 | -15.16 | -0.16 |
| -20 | 6 | -20.42 | -0.42 |
| -30 | 2 | -29.97 | 0.03 |
| -36 | 1 | -35.99 | 0.01 |

NOTE: It is possible to generate tones of very high amplitude. The user must ensure that the amplitude parameter is programmed before the tone is enabled.

Table 4-7. Tone Generator Division Values for Common Frequencies from ETS-300-001 and DTMF Tones

| Common Signalling Frequencies | | | |
|--------------------------------------|----------|-------------------------|------------------|
| Frequency (Hz) | N | Actual Frequency | Error (%) |
| 300.00 | 307 | 299.805 | -0.07 |
| 320.00 | 328 | 320.313 | 0.10 |
| 325.00 | 333 | 325.195 | 0.06 |
| 340.00 | 348 | 339.844 | -0.05 |
| 350.00 | 358 | 349.609 | -0.11 |
| 375.00 | 384 | 375.000 | 0.00 |
| 380.00 | 389 | 379.883 | -0.03 |
| 382.50 | 392 | 382.813 | 0.08 |
| 400.00 | 410 | 400.391 | 0.10 |
| 410.00 | 420 | 410.156 | 0.04 |
| 420.00 | 430 | 419.922 | -0.02 |
| 440.00 | 451 | 440.430 | 0.10 |
| 450.00 | 461 | 450.195 | 0.04 |
| 455.00 | 466 | 455.078 | 0.02 |
| 475.00 | 486 | 474.609 | -0.08 |
| 490.00 | 502 | 490.234 | 0.05 |
| 500.00 | 512 | 500.000 | 0.00 |
| 525.00 | 538 | 525.391 | 0.07 |
| 550.00 | 563 | 549.805 | -0.04 |
| DTMF Tones | | | |
| Frequency (Hz) | N | Actual Frequency | Error (%) |
| 697.00 | 714 | 697.266 | 0.04 |
| 770.00 | 788 | 769.531 | -0.06 |
| 852.00 | 872 | 851.563 | -0.05 |
| 941.00 | 964 | 941.406 | 0.04 |
| 1209.00 | 1238 | 1208.984 | 0.00 |
| 1336.00 | 1368 | 1335.938 | 0.00 |
| 1477.00 | 1512 | 1476.563 | -0.03 |
| 1633.00 | 1672 | 1632.813 | -0.01 |

Table 4-8. Required Frequency Setting Values (N) for a Melody Generator (Western Equal-Tempered Scale)

| Octave | Note | Frequency (Hz) | N | Actual | Error (%) | |
|--------|------|----------------|------|----------|-----------|------------|
| 2 | C | 261.626 | 268 | 261.719 | 0.04 | (Middle-C) |
| 2 | C# | 277.183 | 284 | 277.344 | 0.06 | |
| 2 | D | 293.665 | 301 | 293.945 | 0.10 | |
| 2 | Eb | 311.127 | 319 | 311.523 | 0.13 | |
| 2 | E | 329.628 | 338 | 330.078 | 0.14 | |
| 2 | F | 349.228 | 358 | 349.609 | 0.11 | |
| 2 | F# | 369.994 | 379 | 370.117 | 0.03 | |
| 2 | G | 391.995 | 401 | 391.602 | -0.10 | |
| 2 | Ab | 415.305 | 425 | 415.039 | -0.06 | |
| 2 | A | 440.000 | 451 | 440.430 | 0.10 | |
| 2 | Bb | 466.164 | 477 | 465.820 | -0.07 | |
| 2 | B | 493.883 | 506 | 494.141 | 0.05 | |
| 3 | C | 523.251 | 536 | 523.438 | 0.04 | |
| 3 | C# | 554.365 | 568 | 554.688 | 0.06 | |
| 3 | D | 587.330 | 601 | 586.914 | -0.07 | |
| 3 | Eb | 622.254 | 637 | 622.070 | -0.03 | |
| 3 | E | 659.255 | 675 | 659.180 | -0.01 | |
| 3 | F | 698.456 | 715 | 698.242 | -0.03 | |
| 3 | F# | 739.989 | 758 | 740.234 | 0.03 | |
| 3 | G | 783.991 | 803 | 784.180 | 0.02 | |
| 3 | Ab | 830.609 | 851 | 831.055 | 0.05 | |
| 3 | A | 880.000 | 901 | 879.883 | -0.01 | |
| 3 | Bb | 932.328 | 955 | 932.617 | 0.03 | |
| 3 | B | 987.767 | 1011 | 987.305 | -0.05 | |
| 4 | C | 1046.502 | 1072 | 1046.875 | 0.04 | |
| 4 | C# | 1108.731 | 1135 | 1108.398 | -0.03 | |
| 4 | D | 1174.659 | 1203 | 1174.805 | 0.01 | |
| 4 | Eb | 1244.508 | 1274 | 1244.141 | -0.03 | |
| 4 | E | 1318.510 | 1350 | 1318.359 | -0.01 | |
| 4 | F | 1396.913 | 1430 | 1396.484 | -0.03 | |
| 4 | F# | 1479.978 | 1515 | 1479.492 | -0.03 | |
| 4 | G | 1567.982 | 1606 | 1568.359 | 0.02 | |
| 4 | Ab | 1661.219 | 1701 | 1661.133 | -0.01 | |
| 4 | A | 1760.000 | 1802 | 1759.766 | -0.01 | |
| 4 | Bb | 1864.655 | 1909 | 1864.258 | -0.02 | |
| 4 | B | 1975.533 | 2023 | 1975.586 | 0.00 | |
| 5 | C | 2093.005 | 2143 | 2092.773 | -0.01 | |
| 5 | C# | 2217.461 | 2271 | 2217.773 | 0.01 | |
| 5 | D | 2349.318 | 2406 | 2349.609 | 0.01 | |
| 5 | Eb | 2489.016 | 2549 | 2489.258 | 0.01 | |

Table 4-8. Required Frequency Setting Values (N) for a Melody Generator (Western Equal-Tempered Scale) (continued)

| Octave | Note | Frequency (Hz) | N | Actual | Error (%) | |
|--------|------|----------------|------|----------|-----------|--|
| 5 | E | 2637.020 | 2700 | 2636.719 | -0.01 | |
| 5 | F | 2793.826 | 2861 | 2793.945 | 0.00 | |
| 5 | F# | 2959.955 | 3031 | 2959.961 | 0.00 | |
| 5 | G | 3135.963 | 3211 | 3135.742 | -0.01 | |
| 5 | Ab | 3322.438 | 3402 | 3322.266 | -0.01 | |
| 5 | A | 3520.000 | 3604 | 3519.531 | -0.01 | |
| 5 | Bb | 3729.310 | 3819 | 3729.492 | 0.00 | |
| 5 | B | 3951.066 | 4046 | 3951.172 | 0.00 | |

4.7 CODSP CLOCK RECOVERY PLL

The CODSP device derives its internal clocks from the GCI DCL input by means of a PLL. The PLL automatically detects the clock mode in use, and sets the multiplication factor accordingly. The PLL loop filter requires an external capacitor as shown in the application schematic.

4.7.1 User-Defined I/O Pins

The SPIDI, SPICS, and SPICK pins are part of an SPI port which is used by the manufacturer during product evaluation and testing. They are available to the user, via the GCI, as output bits (e.g., for driving small indicator LEDs). The SPIDO pin is used as part of the power-up and testing routines, and the behavior during power-up can not be guaranteed. It is, therefore, advised not to make use of this pin for any other purpose. The outputs can source or sink a maximum of 4 mA each.

4.7.2 Test Functions

Please contact a Motorola sales office.

SECTION 5

ELECTRICAL CHARACTERISTICS

5.1 ABSOLUTE MAXIMUM RATINGS

Operation of the device at or near these conditions is not guaranteed. Sustained exposure to these limits will adversely affect device reliability.

Table 5-1. Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|--|------------|----------------|-----------------|------|
| Battery voltage BATR (ref. to V_{SSB}) of SHLIC | BATR | -75 | 0.5 | V |
| Battery voltage BATS (ref. to V_{SSB}) of SHLIC | BATS | -35 | 0.5 | V |
| Difference between the batteries BATR and BATS, BATR-BATS of SHLIC | DBAT | -40 | 0.5 | V |
| V_{DD5A} (ref. to V_{SSA}) of SHLIC | V_{DD5A} | -0.5 | 7 | V |
| V_{SSB} (ref. to V_{SSA}) of SHLIC | V_{SSB} | -0.5 | 0.5 | V |
| Ambient temperature under bias of SHLIC | T_A | -40 | 85 | °C |
| Maximum absolute power dissipation, $T_A = 85^\circ\text{C}$ | | — | 1.3 | W |
| V_{DD3A}, V_{DD3D} to CODSP | V_{DD3} | $V_{SS} - 0.3$ | 4 | V |
| Voltage on any device pin (see Note) of CODSP | V_{in} | $V_{SS} - 0.3$ | $V_{DD3} + 0.3$ | V |
| Function temperature under bias of CODSP | | -55 | 150 | °C |
| Storage temperature | T_{stg} | -65 | 150 | °C |
| Lead temperature (soldering 10 s) | | — | 300 | °C |

NOTE: Except special 5 V tolerant I/Os of CODSP.

5.2 OPERATING CONDITIONS

Operating ranges define the limits for functional operation and parametric characteristics of the device as described in this document, and for the reliability specifications. Correct functioning outside of these limits is not implied. Total cumulative exposure outside the normal power supply voltage range or ambient temperature under bias, must be less than 0.1% of the normal useful life as defined in the Reliability section.

Table 5-2. Operating Conditions

 (All Voltages Referenced to $V_{SSA} = V_{SSB}$ or $V_{SS} = V_{SSA}$, as Appropriate)

| Symbol | Parameter | Limits | | | Unit |
|--------------------|---|--------|-----|-------|--------------|
| | | Min | Typ | Max | |
| BATR | Ringing battery voltage | -72 | -65 | -18 | V |
| BATS | Speech battery voltage | -35 | -32 | -18 | V |
| DBAT | Difference between the batteries BATR and BATS, BATR-BATS | -40 | -35 | 0 | V |
| VDD5A | Supply voltage SHLIC (ref. to V_{SSA}) | 4.75 | 5 | 5.5 | V |
| T _{range} | Operating temperature range | -40 | — | 85 | °C (Note) |
| VDD3D VDD3A | V _{DD} of CODSP (3.3 V ±8%) | 3.036 | 3.3 | 3.564 | V |

NOTE: See Section 5.4; maximum power dissipation is dependent on maximum ambient temperature.

5.3 THERMAL SHUTDOWN SHLIC

Thermal limiting circuitry on chip of the SHLIC will shut down the circuit at a junction temperature of about 165°C. The device should never be run at this temperature. Operation above 145°C junction temperature might degrade device reliability.

Thermal resistance = 55°C/w typ.

5.3.1 Transient Energy Capability

During testing, each device termination withstands being shorted to the supply voltages or ground as specified below. The shorting must be limited to 1 s.

Shorted to V_{SSA} , V_{DD5A} or V_{SSB} : VAG, PU, RNG, BR, TST, T_A, DCC, DCO, DCI, Tx to Rx

Shorted to V_{SSA} , V_{SSB} or BATS: AW, BW, SA to SB

5.4 DC CHARACTERISTICS (MC1430132 SHLIC, UNLESS OTHERWISE NOTED)

Unless otherwise stated, these characteristics apply for the operating conditions specified in Section 5.2. All parameters are explicitly or implicitly tested during production at the operating conditions unless they are marked with an asterisk (*), where they are guaranteed by design. Parameters marked with a double asterisk (**) are meant as user information only. Tests are performed using an equivalent of the application schematic.

Table 5-3. Power Supply Currents

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|-------------------|--|-------------------------|--------|------|-----|------|
| | | | Min | Typ | Max | |
| I _{BATR} | BATR current (I _L = 0) | Power RNG = 0 | — | 0.35 | 0.5 | mA |
| | | Up RNG = 1 | — | 3.5 | 5.0 | mA |
| | | Power RNG = 0 | — | 0.35 | 0.5 | mA |
| | | Down RNG = 1 | — | 2.5 | 3.5 | mA |
| I _{BATS} | BATS current (I _L = 0) | Power RNG = 0 | — | 3.5 | 5 | mA |
| | | Up RNG = 1 | — | 3.5 | 5 | mA |
| | | Power RNG = 0 | — | 1.5 | 2.5 | mA |
| | | Down RNG = 1 | — | — | 0.5 | mA |
| I _{VDD} | V _{DD} current (I _{V3} = 0) | Power-up | — | 3 | 5.5 | mA |
| | | Power-down | — | 2.5 | 4 | mA |
| P _{CC} | Power dissipation of CODSP (@ 3.45 V V _{DD3A} and V _{DD3D}) | Power-down | — | — | 30 | mW |
| | | Power-up 1 line active* | — | — | 140 | mW |
| | | Power-up 2 lines active | — | — | 180 | mW |

- NOTES:**
1. I_L is the line current; i.e., these parameters are measured without line current.
 2. I_{V3} is the load current in pin V3.
 3. The maximum values in the table are valid for the full battery voltage ranges:
 - 18 V to –72 V for ringing battery BATR.
 - 18 V to –35 V for battery BATS. (BATR must always be the most negative one.)
 4. In case of sleep mode activation. See Tables 6-5 and 6-7 for programming values.

Table 5-4. SHLIC Dissipation

| Parameter | Symbol | Value | Unit |
|--|---------------------|-------|------|
| Maximum operating power dissipation, T _A = 70°C | P _{max_op} | 1.2 | W |

The specifications for power dissipation imply that in ring mode, the active ring phase must at least be four times shorter than the non-active ring phase. The maximum duration of the active ring phase must be below 2 s.

5.4.1 Power-On Reset

Table 5-5 shows the power reset threshold for V_{DD5A} of the SHLIC. As long as V_{DD5A} is below the reset threshold, SHLIC is held in power-down, and the output pins AW and BW are high impedance.

The CODSP uses a separate input pin, PWRS, for system reset at power-up.

Table 5-5. Power-On Reset Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|--------------------|---|----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| V _{DDPWR} | Threshold voltage for power reset on V _{DD} of SHLIC | | 3.0 | 3.5 | 4.0 | V |
| t _{PWRS} | Active low pulse width on PWRS of CODSP | | 10 | — | — | ms |
| V _{PWRS} | Threshold voltage for reset on PWRS of CODSP | | 1.6 | — | 1.7 | V |

5.4.2 V_{DD3} Regulator

This series regulator of the SHLIC can be used to provide the supply voltage for the CODSP or other 3.3 V devices.

Table 5-6. V_{DD3} Regulator Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|------------------------|--|---|--------|-----|------|------|
| | | | Min | Typ | Max | |
| V _{DD3} | V _{DD3} output voltage | Load current I _{V3V} between 0 and 50 mA | 3.05 | 3.3 | 3.55 | V |
| I _{load} | Load current range | | 0 | — | 50 | mA |
| PSRR | Signal rejection V _{DD} to V _{DD3} | Frequency range 0 to 10 kHz | 20 | — | — | dB |
| L _{REG} | Load regulation | Load current range from 5 to 50 mA | −1 | — | 1 | Ω |
| C _{load} (**) | Maximum load capacitance | Load current range from 0 to 50 mA | — | 100 | — | nF |
| I _{CC} (*) | Current limitation shorted output | V _{DD3} shorted to V _{SSA} | 70 | — | 200 | mA |

Table 5-7. Voltage Characteristics A Wire (AW), B Wire (BW)

| Symbol | Parameter | Test Condition | | | Limits | | | Unit |
|--|---|----------------|----|-----|--------------|-------|-------------|------|
| | | PU | BR | RNG | Min | Typ | Max | |
| V _{AWN} | Normal DC-bias on AW (ref. V _{SSB}) | 1 | 0 | 0 | -3.5 | -3.1 | -2.7 | V |
| V _{BWN} | Normal DC-bias on BW (ref. BAT) | 1 | 0 | 0 | 2.5 | 3 | 3.5 | V |
| V _{AWR} | Reverse polarity DC-bias on AW (ref. BAT) | 1 | 1 | 0 | 2.5 | 3 | 3.5 | V |
| V _{BWR} | Reverse polarity DC-bias on BW (ref. V _{SSB}) | 1 | 1 | 0 | -3.5 | -3.1 | -2.7 | V |
| V _{AW_H} | DC bias on AW in Act_H mode (TST = 1, ref. V _{SSB}) | 1 | x | 1 | -4 | -3 | -2 | V |
| V _{BW_H} | DC bias on BW in Act_H mode (TST = 1, ref. BAT) | 1 | x | 1 | 2 | 3 | 4 | V |
| V _{HWP} | Voltage level high wire (IL < 5 mA) | 0 | x | 0 | -0.8 | -0.5 | — | V |
| V _{LWP} | Voltage level low wire (IL < 5 mA), ref. BAT | 0 | x | 0 | — | 0.5 | 0.8 | V |
| V _{AWring} V _{BWring} | DC-level both wires in ringing mode (TST = 0) | 1 | 0 | 1 | BAT/2 -2% | BAT/2 | BAT/2 2% | V |

NOTE: These bias values are only valid if both DCC and Rx are biased at VAG voltage level.

Table 5-8. Impedance Characteristics A Wire (AW), B Wire (BW)

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|--|---|--|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| Z _{A(B)WO} (*) | Output impedance at AW (BW) (power-up) | 0 mA < IL < 70 mA 0 < f < 16 kHz | — | — | 1.5 | Ω |
| Z _{A-BWO} (*) | Tracking of the output impedance on AW and BW | 0 mA < IL < 70 mA 0 < f < 16 kHz | — | — | 0.3 | Ω |
| Z _{HWOD} | Output impedance on high wire (power-down) | PU = 0 | 5 | — | 130 | Ω |
| Z _{LWOD} | Output impedance on low wire (power-down) | PU = 0 | 5 | — | 130 | Ω |
| Z _{OMD} | Matching output impedance low versus high wire (power-down) | PU = 0 | -70 | — | 70 | Ω |
| I _{A(B)OC} I _{A(B)HIMP} | Output current in and out AW (BW) with OT (over-temperature) detected | A(B)W_V _{SSB} and A(B)W_BATS | -700 | — | 700 | μA |

Table 5-9. Rx, Tx Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|--------------|--|--|--------|-----|------|------------|
| | | | Min | Typ | Max | |
| $Z_{Tx} (*)$ | Output impedance at Tx | $f = 1 \text{ kHz}$ | — | — | 10 | Ω |
| V_{OTx} | Offset voltage on Tx (PU=1) (ref. VAG) | SA shorted to AW and SB to BW, DCI to V_{DD3} , DCO to VAG | -20 | 0 | 20 | mV |
| I_{OUTTx} | Tx output current capability | | -1 | — | 0.05 | mA |
| $V_{Rx} (*)$ | Rx input voltage range (ref. VAG) | | -1 | — | 1 | V |
| Z_{Rx} | Rx input impedance | $f = 1 \text{ kHz}$ | 20 | — | — | k Ω |

5.4.3 DCO DC Levels, Impedances

These limits are generally transparent to the user, but are given here for information.

Table 5-10. DCO Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|------------------|----------------------------------|-------------------------------|--------|-----|------|------------|
| | | | Min | Typ | Max | |
| $Z_{DCO} (*)$ | Output impedance at DCO | | — | — | 10 | Ω |
| V_{ODCO} | Offset voltage on DCO (ref. VAG) | SA shorted to AW and SB to BW | -20 | 0 | 20 | mV |
| $I_{OUTDCO} (*)$ | DCO output current capability | | -1 | — | 0.05 | mA |
| Z_{DCI} | Input impedance at DCI | $f = 1 \text{ kHz}$ | 210 | — | — | k Ω |

5.4.4 VAG Analog Ground Input

The analog ground is typically half the voltage of the V_{DD3} output voltage. It is the reference for all analog interfacing between SHLIC and the CODSP. VAG is provided by the CODSP.

Table 5-11. VAG Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|----------------|--------------------------------|----------------------------|--------|------|------|------|
| | | | Min | Typ | Max | |
| $V_{VAG} (**)$ | Voltage level at VAG pin CODSP | | 1.53 | 1.65 | 1.77 | V |
| I_{VAG} | VAG input current SHLIC | $V_{VAG} = 1.65 \text{ V}$ | — | — | 0.5 | mA |

5.4.5 DC Loop Filter

These limits are generally transparent to the user, but are given here for information.

Table 5-12. DC Loop Filter Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|---------------------|--|-----------------|--------|------|------|------|
| | | | Min | Typ | Max | |
| V _{DCLF1} | DCLF1 output voltage (ref. V _{SSB}) | RNG = 0, PU = 1 | -3.5 | -3.1 | -2.7 | V |
| V _{DCLF2} | DCLF2 output voltage (ref. BAT) | RNG = 0, PU = 1 | 2.5 | 3.0 | 3.5 | V |
| Z _{DCLF1S} | Output impedance at DCLF, V _{DCLF} - V _{DCLF1} < 0.5 V | RNG = 0, PU = 1 | 0.6 | 1 | 1.4 | MΩ |
| Z _{DCLF2S} | Output impedance at DCLF, V _{DCLF} - V _{DCLF2} < 0.5 V | RNG = 0, PU = 1 | 0.6 | 1 | 1.4 | MΩ |

5.4.6 DCC Input Pin

These limits are generally transparent to the user, but are given here for information.

Table 5-13. DCC Input Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|--------------------|---|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| V _{DCC} | DCC input voltage range (ref. VAG) | RNG = 0, PU = 1 | -1 | — | 1 | V |
| I _{INDCC} | DCC input current, V _{DCC} = VAG + 1 V | RNG = 0, PU = 1 | — | 4 | 10 | μA |

NOTE: Forcing DCC positive (ref. VAG) will result in a smaller voltage between the A and B wire. If too large of a signal is applied at DCC, both wires are clamped at the same voltage (only a small residual voltage remains on the line).

5.4.7 Characteristics for the Digital I/O Pins

These include CODSP, plus TST, PU, BR, RNG of SHLIC.

Table 5-14. Digital I/O Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|---------------|---|---|--------|-----|-----|------------------|
| | | | Min | Typ | Max | |
| V_{IL} | Low-level input voltage | | — | — | 0.8 | V |
| V_{IH} | High-level input voltage | | 2.0 | — | — | V |
| I_{IL} | Low-level input current (except PU, see RPD below) | $V_{DD} = 5.25\text{ V}$ | -1 | — | 1 | μA |
| I_{IH} | High-level input current (except PU, see RPD below) | $V_{DD} = 5.25\text{ V}$ | -1 | — | 1 | μA |
| C_{INP} (*) | Input capacitance | | — | — | 7 | pF |
| R_{PD} | Pull-down resistance at pin PU | | 18 | 30 | 40 | $\text{k}\Omega$ |
| V_{OL} | Output level PU pin, driven low | Over-temperature OT activated, $I_{PU} = 0.2\text{ mA}$, tested at high temperature only | — | — | 0.5 | V |
| V_{IL} | Low-level input voltage, CODSP | | — | — | 0.5 | V |
| V_{IH} | High-level input voltage, CODSP | | 2.3 | — | — | V |
| V_{OL} | Low-level output voltage, CODSP | | — | — | 0.4 | V |
| V_{OH} | High-level output voltage, CODSP | | 2.3 | — | — | V |
| C_{in} | Input pin capacitance, CODSP | | — | — | 1 | pF |
| C_{out} | Load capacitance, CODSP | | — | — | 100 | pF |

Table 5-15. Sense Bridge Inputs Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|-------------|---------------------------------|---|--------|-----|-----|------------------|
| | | | Min | Typ | Max | |
| R_{AW-SB} | Bridge resistance from AW to SB | V_{DD} , $V_{AG} = 0\text{ V}$, 25°C | 205 | 257 | 309 | $\text{k}\Omega$ |
| R_{SA-BW} | Bridge resistance from BW to SA | V_{DD} , $V_{AG} = 0\text{ V}$, 25°C | 205 | 257 | 309 | $\text{k}\Omega$ |

5.4.8 Test Switch

The internal test switch is between pins SB and SSB. Connecting an external load between SSB and SA allows test of the transmission characteristics in (simulated) off- and on-hook conditions. The typical on-resistance of the test switch is around 75 Ω , and has to be taken into account when defining the external load. The test switch is on when RNG = 0, PU = 1, TST = 1, BR = 0.

Table 5-16. Test Switch Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|--------------------|-------------------------------|---|--------|-----|-----|---------|
| | | | Min | Typ | Max | |
| I _{SWoff} | Switch leakage current | V _{SSB} - V _{SB} < 72 V | — | — | 5 | μ A |
| V _{SWon} | Voltage drop over test switch | I _{SW} = 80 mA | 4 | — | 9 | V |
| | | I _{SW} = 20 mA (V _{SSB} - V _{SB} > 0 V) | 1 | — | 3 | V |

NOTE: The test switch is normally off when V_{DD} is below the reset level. If the battery voltages are sufficient, the switch remains on, if it was on before V_{DD} went below the reset level.

5.4.9 Battery Switch

This switch is activated during ringing or when the higher on-hook voltage is selected (RNG = 1). When active, BATR is connected to the internal battery supply line V_{BAT}. In other cases (RNG = 0), the switch is open; V_{BAT} is now connected to BATS via an internal diode.

Table 5-17. Ringing Battery Switch Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|-----------------------------|---|-------------------------------|--------|------|-----|---------|
| | | | Min | Typ | Max | |
| I _{BSWoff} (*) | Leakage current battery switch (RNG = 0) | BATR = -72 V, BATS = -32 V | — | — | 5 | μ A |
| I _{REVBATS} (*) | Reverse current BATS diode (RNG = 1) | BATR = -72 V, BATS = -32 V | — | — | 5 | μ A |
| V _{DRBATS} | Forward drop BATS diode | Load current < 80 mA | — | 0.85 | 1.2 | V |
| I _{BSon} | Current capability battery switch | | 0 | — | 80 | mA |
| V _{BSWon} | Voltage drop over battery switch (RNG = 1) | Load current < 80 mA | — | 1 | 2 | V |

5.5 AC CHARACTERISTICS (SHLIC)

Unless otherwise stated, the characteristic limits apply over the operating conditions specified in Section 5.2 and each combination of the drive bits.

All parameters are specified in the presence of a longitudinal current of max 5 mA and a dc current of between 0 mA and the current limit. The behavior of the chip in the presence of longitudinal voltages is not tested in production.

The different gains in the signal paths are shown in Figure 5-1. The values of the gains are given in Table 5-18.




Figure 5-1. Block Diagram Showing Gains in Various Signal Paths in SHLIC

Table 5-18. Typical Gains

| Gain | Factor |
|------|--------|
| G1 | 1.66 |
| G1' | 0.079 |
| G2 | 2 |
| G3 | -2 |
| G4 | 15 |
| G5 | -1/8 |
| GR | 1 |
| GR' | 35/2 |

The gains in Table 5-18 are not tested. They are mentioned for information only. The pin-to-pin gains in Table 5-20 (G_{RX} , G_{TX} , etc.) are tested and guaranteed. In case of ringing, the receive gain is changed from G_R to G_R' , the transmit gain factor G_1 is changed to G_1' .

The default test condition of the input bits is: $PU = 1$, $RNG = 0$, $BR = 0/1$. DCC is shorted to VAG.

NOTE 0 dBm: 1 mW in 600 ohms.

5.5.1 Receive Path

The following equation is valid for an open loop configuration. This does not incorporate the Z_{CO} synthesis, which is defined by the feedback from Tx to Rx. This function is performed in the CODSP.

$$GRX = \frac{VAB}{VRX} = GR(G3 - G2)$$

5.5.2 Transmit Path

The following equation is valid under open loop conditions.

$$GRX = \frac{V_x}{V_L} = \frac{2RB}{ZL} G_1$$

5.5.3 Overpower and Short Circuit Protection

In power-down, the DC-loop current limitation is not active. The line current is limited directly through the line drivers.

The AW and BW outputs are fully protected against short circuits to a voltage between V_{SSA}/V_{SSB} and BATR (see Figure 5-2).

The current flowing from (or into) AW and/or BW is limited to a value I_{LW}/I_{HW} as long as the junction temperature $T_J < 165^\circ\text{C}$ (electronic current limitation). The values for I_{LW}/I_{HW} for different conditions are given in the table below. If T_J rises above 165°C ($\pm 15\%$) the output drivers' outputs are made high impedance. Current can only flow in or out of the internal protection diodes, in case V_{SA} and/or V_{SB} exceeds the range between V_{SS} and BATR. The currents should, however, be limited externally (internal clamping diodes protection) (see Section 2.2).




Figure 5-2. Short Circuit Protection

Table 5-19. Short Circuit Protection Characteristics

| Symbol | Parameter | Test Condition | Limits | | | Unit |
|-----------------|--|----------------|--------|------|-----|------|
| | | | Min | Typ | Max | |
| I _{LW} | Short circuit peak current, power-up, sink current | PU = 1 | -145 | -120 | -95 | mA |
| | Short circuit peak current, power-down, sink current | PU = 0 | -65 | -45 | -20 | mA |
| I _{HW} | Short circuit peak current, power-up, source current | PU = 1 | 95 | 120 | 145 | mA |
| | Short circuit peak current, power-down, source current | PU = 0 | 20 | 45 | 65 | mA |

5.6 OFF-HOOK CHARACTERISTICS (MS140131KT SYSTEM)

Table 5-20. Off-Hook Characteristics (MS140131KT System)
(Conditions: Refer to Section 5.2)

| Parameter | Condition | Min | Max | Unit | Note |
|-----------|---|------|------|------|------|
| GTX | Relative gain, transmit direction | -6 | 1 | dB | 1 |
| | Gain programming step | — | 0.25 | | |
| | Step accuracy | — | 0.1 | | |
| | Gain tolerance (ref. programmed value) | -0.5 | 0.5 | | |
| GRX | Relative gain, receive direction | -12 | 1 | dB | 1 |
| | Gain programming step | — | 0.25 | | |
| | Step accuracy | — | 0.05 | | |
| | Gain tolerance (ref. programmed value) | -0.5 | 0.5 | | |
| dGLT | Long-term gain stability | -0.5 | 0.5 | dB | 2 |
| GTTX | Gain tracking, Tx path | | | dB | 3 |
| | 3 to -40 dBm0 | -0.3 | 0.3 | | |
| | -40 to -50 dBm0 | -0.6 | 0.6 | | |
| GTRX | Gain tracking, Rx path | | | dB | 3 |
| | 3 to -40 dBm0 | -0.3 | 0.3 | | |
| | -40 to -50 dBm0 | -0.6 | 0.6 | | |
| IMDTX | Intermodulation distortion, Tx path | — | -45 | dBm0 | 4 |
| IMDRX | Intermodulation distortion, Rx path | — | -50 | dBm0 | 4 |
| SDTX | Signal to total distortion ratio, Tx (gain = 0 dB) | | | dB | 5 |
| | 0 to -10 dBm0 | 35 | — | | |
| | -20 dBm0 | 34.7 | — | | |
| | -30 dBm0 | 32.9 | — | | |
| | -40 dBm0 | 24.9 | — | | |
| SDRX | Signal to total distortion ratio, Rx (gain = -7 dB) | | | dB | 5 |
| | 0 to -10 dBm0 | 35 | — | | |
| | -20 dBm0 | 33.8 | — | | |
| | -30 dBm0 | 28.8 | — | | |
| | -40 dBm0 | 19.5 | — | | |
| SFNRX | Single frequency noise | | | dB | |
| | 300 to 3400 Hz, all out-of-band frequencies | — | -40 | | |
| | 700 to 1100 Hz in-band 300 to 3400 Hz | — | -49 | | |
| | Longitudinal balance | 1% | 40 | dB | |
| | Resistor matching | 0.1% | 46 | dB | |

- NOTES:**
1. User programmable.
 2. Covers variations within the permitted ranges of supply voltage and temperature during any one year.
 3. Referred to the gain at 1020 Hz applied to the input at a level -10 dBm0.
 4. Intermodulation distortion measured for all intermodulation products of any non-harmonically related frequencies in the range 300 to 3400 Hz for levels between -4 and -21 dBm0.
 5. Intermodulation distortion measured for all intermodulation products of a frequency in the range 300 to 3400 Hz at -9 dBm0 and 50 Hz at -23 dBm0.

SECTION 6

DETAILED PROGRAMMING DESCRIPTION

6.1 GCI INTERFACE

The SH-POTS system uses the GCI standard interface to exchange B channel data (PCM-coded voice) and control information with the controlling system. GCI data is exchanged in both directions (downstream, towards the analog line; and upstream, from the analog line) in 4-byte frames at a rate of 8000 frames per second (the standard PCM sampling rate). See Figure 6-1.

Voice information or data is transmitted via “bearer” channels B1 and B2. Real-time signalling information for the two channels are communicated via the six C/I bits (the two least significant bits of the C/I byte are used to manage communication via the monitor channel). Programming and status information is communicated by means of commands over the monitor channel.




Figure 6-1. GCI Data Exchange

6.2 TIMESLOT ADDRESS

Frames can be formatted singly (four bytes per frame), or in a multiplexed mode whereby up to eight GCI-compatible devices can be connected to the same bus. In the multiplexed mode, the frames of four bytes are transmitted in one of eight timeslots — the mode and the timeslot address of a particular GCI terminal is set by means of strapping a code on three device pins GCIM and AD0 to AD2 on the CODSP (see Table 6-1). The CODSP uses the GCI standard format for analog terminals (see Figure 6-2).

Table 6-1. GCI Mode and Timeslot Address Programming

| GCIM | AD2 | AD1 | AD0 | Timeslot Mode | DCL Frequency (kHz) | Timeslot Address |
|------|-----|-----|-----|---------------|---------------------|------------------|
| 0 | 0 | 0 | 0 | 1 | 512 | 0 |
| 0 | 0 | 0 | 1 | 3 | 1536 | 0 |
| 0 | 0 | 1 | 0 | 3 | 1536 | 1 |
| 0 | 0 | 1 | 1 | 3 | 1536 | 2 |
| 0 | 1 | 0 | 0 | 4 | 2048 | 0 |
| 0 | 1 | 0 | 1 | 4 | 2048 | 1 |
| 0 | 1 | 1 | 0 | 4 | 2048 | 2 |
| 0 | 1 | 1 | 1 | 4 | 2048 | 3 |
| 1 | 0 | 0 | 0 | 8 | 4096 | 0 |
| 1 | 0 | 0 | 1 | 8 | 4096 | 1 |
| 1 | 0 | 1 | 0 | 8 | 4096 | 2 |
| 1 | 0 | 1 | 1 | 8 | 4096 | 3 |
| 1 | 1 | 0 | 0 | 8 | 4096 | 4 |
| 1 | 1 | 0 | 1 | 8 | 4096 | 5 |
| 1 | 1 | 1 | 0 | 8 | 4096 | 6 |
| 1 | 1 | 1 | 1 | 8 | 4096 | 7 |

6.3 SH-POTS GCI INTERFACE: TIMING




Figure 6-2. GCI Timing Diagram

Table 6-2. GCI Interface: Timing Characteristics

| Signal | Parameter | Description | Min | Max | Unit |
|--------------|------------------|--------------------------|---------------|--------|------|
| Inputs | V_{IL} | Input level low | — | 0.8 | V |
| Inputs | V_{IH} | Input level high | 2.0 | — | V |
| D_{out} | V_{OL} | Output level low | — | 0.4 | V |
| D_{out} | V_{OH} | Output level high | 2.4 | — | V |
| DCL(2) | t_{DCL} | Clock period | 1952 | 1955 | ns |
| DCL(2) | t_R, t_F | Clock rise/fall | — | 60 | ns |
| DCL(2) | t_{WH}, t_{WH} | Pulse width | 800 | — | ns |
| DCL(3) | t_{DCL} | Clock period | 243.9 | 244.3 | ns |
| DCL(3) | t_{WL}, t_{WH} | Pulse width | 90 | — | ns |
| FSC | t_{SF} | Frame setup | 70 | DCL-60 | ns |
| FSC | t_R, t_F | Frame rise/fall | — | 60 | ns |
| FSC | t_{WFH} | Frame width H | 130 | — | ns |
| FSC | t_{WFL} | Frame width L | t_{DCL} | — | ns |
| FSC | t_{HF} | Frame hold | 60 | — | ns |
| $D_{out}(1)$ | t_{DDC} | Data delay/clock | — | 100 | ns |
| $D_{out}(1)$ | t_{DDF} | Data delay/frame | — | 150 | ns |
| D_{in} | t_{SD} | Data setup | $t_{WH} + 20$ | — | ns |
| D_{in} | t_{HD} | Data hold | 60 | — | ns |
| | (1) | Condition $C_L = 150$ pF | — | — | |
| | (2) | 256 kbps transmission | — | — | |
| | (3) | 2048 kbps transmission | — | — | |

6.4 C/I BITS

The C/I bits are used to transfer signalling information for both channels simultaneously. The C/I bits must be stable for at least two consecutive GCI frames before they will be recognized.

The bit allocations for both downstream and upstream directions are shown in Table 6-3. Note that the signals are active low, meaning that the idle condition is a logic 1.

Table 6-3. C/I Bit Allocation

| Direction | C/I 7 | C/I 6 | C/I 5 | C/I 4 | C/I 3 | C/I 2 |
|------------|--------------------------|--------------------------|---------------------------|--------------------------|--------------------------|---------------------------|
| Downstream | $\overline{\text{RNG0}}$ | $\overline{\text{MPI0}}$ | $\overline{\text{ADSI0}}$ | $\overline{\text{RNG1}}$ | $\overline{\text{MPI1}}$ | $\overline{\text{ADSI1}}$ |
| Upstream | $\overline{\text{LS0}}$ | $\overline{\text{AL0}}$ | $\overline{\text{RPH0}}$ | $\overline{\text{LS1}}$ | $\overline{\text{AL1}}$ | $\overline{\text{RPH1}}$ |

- $\overline{\text{RNG}}$ Activate ringing.
- $\overline{\text{MPI}}$ Activate metering pulse.
- $\overline{\text{ADSI}}$ Activate on-hook signalling.
- $\overline{\text{LS}}$ Off-hook condition detected (loop stable).
- $\overline{\text{AL}}$ Alarm (indicates any of the possible alarm conditions: initrequest, overpower detected).
- $\overline{\text{RPH}}$ Ring phase. Indicates that ADSI data can not be sent.

6.5 MONITOR CHANNEL

The CODSP acts as a slave device on the GCI — commands received in the downstream direction are responded to in the upstream direction.

The E and A bits in the C/I byte are used to synchronize and acknowledge the correct transfer of a monitor channel byte.

Valid commands are:

| | |
|---------------|-----------------|
| ID Request | 1 0 0 0 0 0 0 0 |
| Write Request | 1 0 0 0 1 B B B |
| Read Request | 1 0 0 1 1 B B B |

(BBB is the memory block identifier or “MemID” — see below.) Other commands should not be used.

6.6 ID REQUEST

The ID request command returns two bytes:

| | | |
|--------|-----------------|----------------------|
| Byte 1 | 1 0 0 0 0 0 0 0 | Command Confirmation |
| Byte 2 | 1 0 R R R R R R | Revision Code |

This command returns a unique code for each device revision.

6.7 READ COMMAND

A read request command comprises 3 bytes:

| Read Request | Address High | Address Low |
|-----------------|-----------------|-----------------|
| 1 0 0 1 1 B B B | n n n n n n n n | n n n n n n n n |

The response is a 5-byte stream:

| Command Conf. | Address High | Address Low | Data High | Data Low |
|-----------------|-----------------|-----------------|-----------------|-----------------|
| 1 0 0 1 1 B B B | n n n n n n n n | n n n n n n n n | d d d d d d d d | d d d d d d d d |

6.8 WRITE COMMAND

The write command comprises 5 bytes:

| Command Conf. | Address High | Address Low | Data High | Data Low |
|-----------------|-----------------|-----------------|-----------------|-----------------|
| 1 0 0 0 1 B B B | n n n n n n n n | n n n n n n n n | d d d d d d d d | d d d d d d d d |

No bytes are returned.

6.9 MEMORY MAP OF THE CODSP

Global memory map and MemID definitions:

- All addresses can be read and written, though writing to locations or individual bits which are not described here may result in unpredictable behavior.
- The default parameter and coefficient values that are used at startup and after reset are listed in the following tables.
- The memory block to be accessed is given as part of the READ or WRITE command (see above) as the “B” bits in the command byte.
- The control registers of the SH-POTS system, accessed via the GCI, are organized in a number of memory blocks. Within each block, a number of addresses are used directly to control the operation of specific functions of the SH-POTS system.

Table 6-4. Memory Map for CODSP

| MemID | Memory | Start Address | Memory Contents |
|-------|----------------------|---------------|--|
| 2 | Data RAM | 0x 02 0000 | C-code read/write data C-code stack region C-code IRQ stack region |
| 4 | Coprocessor Coef RAM | 0x 04 0000 | Filter coefficients |
| 5 | Shared RAM | 0x 05 0000 | Data packet buffers Label vectors, FIFO control |

6.10 DATA RAM — MEMID = 2

Table 6-5. Data RAM: Memory Map

| Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------------|----|----|----|----|----|---|---|---------------------|------|-------------------|-----|-----|------|----------|------|
| 00 (0x0000) | | | | | | | | | | Bbs0 | Bsa0 | Bs0 | Br0 | Tst0 | Sh0 | |
| 01 (0x0001) | | | | | | | | | | Bbs1 | Bsa1 | Bs1 | Br1 | Tst1 | Sh1 | |
| 02 (0x0002) | | | | | | | | | | | | | | | | |
| 03 (0x0003) | Tx Gain 0 | | | | | | | | | | | | | | | |
| 04 (0x0004) | Tx Gain 1 | | | | | | | | | | | | | | | |
| 05 (0x0005) | Rx Gain 0 | | | | | | | | | | | | | | | |
| 06 (0x0006) | Rx Gain 1 | | | | | | | | | | | | | | | |
| 07 (0x0007) | | | | | | | | | | | | | | | Dzd1 | Dzd0 |
| 08 (0x0008) | | | | | | | | | | | | | | | Td1 | Td0 |
| 09 (0x0009) | CurLim_Rlarge | | | | | | | | CurLim_Threshold | | | | | | | |
| 10 (0x000A) | | | | | | | | | | | RW | | RIL | RM | RF | |
| 11 (0x000B) | Ringing_DC_Offset | | | | | | | | Ringing_Amplitude | | | | | | | |
| 12 (0x000C) | Ringing_Off_Period | | | | | | | | Ringing_On_Period | | | | | | | |
| 13 (0x000D) | | | | | | | | | | | | | LBO | | | |
| 14 (0x000E) | RTDAC_ThresholdLow | | | | | | | | RTDAC_ThresholdHigh | | | | | | | |
| 15 (0x000F) | RTDAC_Debouncetime | | | | | | | | RTDAC_GapTime | | | | | | | |
| 16 (0x0010) | | | | | | | | | | | | | | | AlarmReg | |
| 17 (0x0011) | IDC0 | | | | | | | | IDC1 | | | | | | | |
| 18 (0x0012) | IAC0 | | | | | | | | | | | | | | | |
| 19 (0x0013) | IAC1 | | | | | | | | | | | | | | | |
| 20 (0x0014) | | | | | | | | | | | | | TG1 | TG0 | MS1 | MS0 |
| 21 (0x0015) | | | | | | | | | | | TestTone_Ampl1_L0 | | | | | |
| 22 (0x0016) | | | | | | | | | | | TestTone_Ampl1_L1 | | | | | |
| 23 (0x0017) | | | | | | | | | | | TestTone_Ampl2_L0 | | | | | |
| 24 (0x0018) | | | | | | | | | | | TestTone_Ampl2_L1 | | | | | |
| 25 (0x0019) | TestTone_Freq1_L0 | | | | | | | | | | | | | | | |

Table 6-5. Data RAM: Memory Map (continued)

| Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------------|----|--------|----|-----|-----|---|---|---|---|------|---|------|---|--------|---|
| 26 (0x001A) | TestTone_Freq1_L1 | | | | | | | | | | | | | | | |
| 27 (0x001B) | TestTone_Freq2_L0 | | | | | | | | | | | | | | | |
| 28 (0x001C) | TestTone_Freq2_L1 | | | | | | | | | | | | | | | |
| 29 (0x001D) | ACG | | | | | | | | | | | | | | | |
| 30 (0x001E) | | | Sleep2 | | Pd1 | Pd0 | | | | | Rzd1 | | Rzd0 | | Sleep1 | |
| 31 (0x001F) | DialP_SatTxLevel | | | | | | | | | | | | | | | |
| 32 (0x0020) | DialP_DebTime | | | | | | | | | | | | | | | |

NOTE: Bit positions and memory locations not documented must not be changed.

6.11 LBO REGISTER

This register controls various loopback modes, as well as the routing of the GCI B channels to or from the physical line analog channels. The bits are codes as shown in Table 6-6.

Table 6-6. LBO Register Description

| Mode | D2 | D1 | D0 | GCI Side | Analog Side |
|------------------------|----|----|----|----------------------------------|------------------------------------|
| Normal | 0 | 0 | 0 | Tx(0) -> B1Up Tx(1) -> B2Up | B1Down -> Rx(0) B2Down -> Rx(1) |
| Simplex loop B2 | 0 | 0 | 1 | Tx(0) -> B1Up B2Down -> B2Up | B1Down -> Rx(0) Tx(1) -> Rx(1) |
| Simplex loop B1 | 0 | 1 | 0 | B1Down -> B1Up Tx(1) -> B2Up | Tx(0) -> Rx(0) B2Down -> Rx(1) |
| Simplex loop B1 and B2 | 0 | 1 | 1 | B1Down -> B1Up B2Down -> B2Up | Tx(0) -> Rx(0) Tx(1) -> Rx(1) |
| Duplex loopback | 1 | 0 | 0 | B2Down -> B1Up B1Down -> B2Up | Tx(0) -> Rx(1) Tx(1) -> Rx(0) |
| Reserved | 1 | 0 | 1 | | |
| Reserved | 1 | 1 | 0 | | |
| Swap mode | 1 | 1 | 1 | Tx(0) -> B2Up Tx(1) -> B1Up | B1Down -> Rx(1) B2Down -> Rx(0) |

BnDown: GCI B channel 1 or 2, downstream direction.

BnUp: GCI B channel 1 or 2, upstream direction.

Tx(m): Analog "transmit" signal (upstream direction), line 1 or 2.

Rx(m): Analog "receive" signal (downstream direction), line 1 or 2.

6.12 ALARM BITS

- After initialization (e.g., due to a hardware reset), the CODSP itself will make the upstream CI/Alarm bit active, and set the AlarmReg with an InitRequest value (i.e., “1xx”). The CI/Alarm bit will remain active until the InitRequest is cleared by the GCI supervisor (indicating that the supervisor has done the necessary reinitialization of system parameters).
- In order to check the contents of the AlarmReg, execute the following GCI command:

```
ReadRequest ( MemId=2, Add=0x0010 );
```

This results in a four-nibble value; e.g., “0xabgd,” read by the supervisor.

- In order to clear the InitRequest alarm, in principle, one must only clear one bit. Therefore, the supervisor should execute the following commands:

```
NewValue = "0xabgd" AND "0xFFFB";
```

```
WriteRequest ( MemId=2, Add=0x0010, NewValue );
```

- Note that the other bits in the alarm register are updated by the DSP at a 8 kHz rate, and that they are only used by the GCI supervisor; therefore, the other bits might also be overwritten for one cycle, clearing all bits (inclusive the InitRequest bit) in one command:

```
WriteRequest ( MemId=2, Add=0x0010, 0x0000 );
```

6.13 MEANING AND DEFAULT VALUES OF THE PARAMETERS

Table 6-7. Data RAM: Description and Default Values

| Name (Note 1) | Address | Position | Description | Mapping | Default |
|---------------|---------|----------|--|--|---------------------|
| Sh0, Sh1 | 00, 01 | 0 | SHLIC test mode control bit | 0: normal mode 1: test mode | 0 (normal) |
| Tst0, Tst1 | 00, 01 | 1 | SHLIC test switch control bit | 0: open switch 1: closed switch | 0 (open) |
| Br0, Br1 | 00, 01 | 2 | SHLIC battery reversal control bit | 0: non-reversed 1: reversed | 0 (non rev.) |
| Bs0, Bs1 | 00, 01 | 3 | SHLIC battery selection control bit for NonAct_X variant | 0: BATS selection L 1: BATR selection H | 0 (NonAct_L) |
| Bsa0, Bsa1 | 00, 01 | 4 | SHLIC battery selection control bit for ActAdsi_X variant | 0: BATS selection L 1: BATR selection H | 0 (ActAdsi_L) |
| Bbs0, Bbs1 | 00, 01 | 6:5 | SHLIC battery selection control bit for ActRng_Sph_X variant | 0 = "00":BATS L 1 = "01":BATR H 2 = "10":BATS + bias LA 3 = "11":BATR + bias HA | 0 (ActRng_Sph_L) |

Table 6-7. Data RAM: Description and Default Values (continued)

| Name (Note 1) | Address | Position | Description | Mapping | Default |
|------------------------|----------|----------|--|--|--------------------|
| Tx_Gain_0 Tx_Gain_1 | 03 04 | 15:0 | Gain factor in Tx direction for Line0 and Line1 | $20 \log \frac{\text{Tx-Gain}_*}{320}$ | 320 (0 dB) |
| Rx_Gain_0 Rx_Gain_1 | 05 06 | 15:0 | Gain factor in Rx direction for Line0 and Line1 | $-7 + 20 \log \frac{\text{Rx-Gain}_*}{384}$ | 384 (-7dB) |
| Dzd1, Dzd0 | 07 | 1:0 | Disable digital Z _{CO} path | 0: enable 1: disable | 1 (disabled) |
| Td1, Td0 | 08 | 1:0 | Disable Tx path at pdm level | 0: enable 1: disable | 0 (enabled) |
| CurLim_Threshold | 09 | 7:0 | Current limitation threshold parameter | val = 0 ... 127 unit = 0.63 mA (eq = 0 ... 80 mA) | 51 (32 mA) |
| CurLim_RLarge | 09 | 15:8 | Current limitation RLarge resistance parameter (internal resistance) | val = 0 ... 210 unit = 47 (eq = 0 ... 10 kΩ) | 64 (3 kΩ) |
| RF | 10 | 1:0 | Ringing frequency | 0 = "00": 16 Hz 1 = "01": 20 Hz 2 = "10": 25 Hz 3 = "11": 50 Hz | 3 (50 Hz) |
| RM | 10 | 2 | Ringing mode | 0: on/off mode 1: burst mode | 0 (on/off) |
| RIL | 10 | 3 | Enable interleaved ringing | 0: non-interleaved 1: interleaved | 1 (interleaved) |
| RW | 10 | 5 | Ringing waveform | 0: sine wave 1: trapezoidal wave | 0 (sine) |
| Ringing_Amplitude | 11 | 7:0 | Amplitude of ringing signal | val = 0 ... 255 unit = 194 mV rms | 255 (max ampl) |
| Ringing_DC_Offset | 11 | 15:8 | DC offset of ringing signal (Between A and B wire) | val = 0 ... 255 unit = 250 mV | 0 (no offset) |
| Ringing_On_Period | 12 | 7:0 | Length of active ringing phase to be used in burst mode | val = 0 ... 255 unit = 32 ms | 32 (1 s) |
| Ringing_Off_Period | 12 | 15:8 | Length of silent ringing phase to be used in burst mode | val = 0 ... 255 unit = 32 ms | 96 (3 s) |
| LBO | 13 | 3:0 | GCI loopback register (encoding see below) | val = 0 ... 15 | 0 (no loop) |
| RTDAC_ThresholdHigh | 14 | 7:0 | Threshold level high during ringing | val = 0 ... 255 unit = 1.6 mA | 27 (43.2 mA) |
| RTDAC_ThresholdLow | 14 | 15:8 | Threshold level low during ringing | val = 0 ... 255 unit = 1.6 mA | 7 (11.2 mA) |
| RTDAC_GapTime | 15 | 7:0 | Gaptime during RTDAC peak detection | val = 0 ... 255 unit = 125 μs | 10 (1.25 ms) |
| RTDAC_Debouncetime | 15 | 15:8 | Deb. time during RTDAC | val = 0 ... 255 unit = 125 μs | 240 (30 ms) |

Table 6-7. Data RAM: Description and Default Values (continued)

| Name (Note 1) | Address | Position | Description | Mapping | Default |
|--|----------|----------|---|--|---------------------|
| AlarmReg | 16 | 2:0 | Alarm status register (encoding) | val = 0 ... 7 | 4 (InitReq'st) |
| IDC1 | 17 | 7:0 | DC line current of Line1, sampled at 2 kHz | val = 0 ... 127 unit = 0.63 mA | 0 |
| IDC0 | 17 | 15:8 | DC line current of Line0, sampled at 2 kHz | val = 0 ... 127 unit = 0.63 mA | 0 |
| IAC0 | 18 | 15:0 | AC line current of Line0, sampled at 8 kHz | unit = 215/1.6 V @ Tx | 0 |
| IAC1 | 19 | 15:0 | AC line current of Line1, sampled at 8 kHz | unit = 215/1.6 V @ Tx | 0 |
| TG1, TG0 | 20 | 3, 2 | Tone generator control bit for Line1 and Line0 | 0 : do not add tone 1 : add tone | 0 (no tone) |
| MS1, MS0 | 20 | 1, 0 | Mute speech control bit for Line1 and Line0 | 0 : pass speech 1 : mute speech | 0 (no mute) |
| TestTone_Ampl1_L0 TestTone_Ampl1_L1 | 21 22 | 7:0 | Amplitude of first sine for Line0 and Line1 | val = 0 ... 255 | 63 (0 dBm) |
| TestTone_Ampl2_L0 TestTone_Ampl2_L1 | 23 24 | 7:0 | Amplitude of second sine for Line0 and Line1 | val = 0 ... 255 | 63 (0 dBm) |
| TestTone_Freq1_L0 TestTone_Freq1_L1 | 25 26 | 15:0 | Frequency of first sine for Line0 and Line1 | unit = 250 Hz/256 | 1024/256 (1 kHz) |
| TestTone_Freq2_L0 TestTone_Freq2_L1 | 27 28 | 15:0 | Frequency of second sine for Line0 and Line1 | unit = 250 Hz/256 | 512/256 (500 Hz) |
| ACG | 29 | 7:0 | Rx amplitude correction for Z _{CO} synthesis | val = 0 ... 255/128 | 103/128 (600 Ω) |
| Pd1, Pd0 | 30 | 11:10 | Power denial mode Line1 | 1 = enable 0 = disable | 0 (disable) |
| Sleep2 (Note 2) | 30 | 13:12 | Low power activation | 00 = inactive 11 = active | 00 active |
| Sleep1 (Note 2) | 30 | 2:0 | Sleep factor to be used when one line inactive | val = 0 ... 7 eq = 0 ... 70% sleepy | 0 (0% sleep) |
| Rzd1, Rzd0 | 30 | 4:3 | Disable analog Z _{CO} path | 0: enable 1: disable | 0 (enabled) |
| DialP_SatTxLevel | 31 | 15:0 | Tx saturation level to be used for dial pulse detection | unit = 48.83 μV @ Tx | 8192 (400 mV) |
| DialP_DebTime | 32 | 15:0 | Debounce time to be used for dial pulse detection | unit = 125 μs | 40 (5 ms) |

NOTES: 1. Parameter names with 0 or 1 at the end refer to the analog Line0 or Line1.

2. In low power applications: recommended program value is sleep 1 = 5 combined with sleep 2 = 3 will save power consumption when only one line off-hook.

6.14 COPROCESSOR COEFFICIENT RAM — MEMID = 4

Access is similar to that of the data RAM parameters. Note, however, that the GCI commands work with 2-byte values whereas the memory contains only 3-nibble values. Because all values are <12, 0>, the most significant nibble of the 2-byte GCI value will be a sign-extension of the 12-bit value. In the case of a ReadRequest; the most significant nibble of a WriteRequest will be neglected.

Table 6-8. Coprocessor Coefficient RAM: Memory Map

| Address | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------------------------|----|---|---|---|---|---|---|---|---|---|---|
| 00 (0x0000) | Rx32KFilter coefficient : r0 | | | | | | | | | | | |
| 01 (0x0001) | r1 | | | | | | | | | | | |
| 02 (0x0002) | r4 | | | | | | | | | | | |
| 03 (0x0003) | s1 | | | | | | | | | | | |
| 04 (0x0004) | s2 | | | | | | | | | | | |
| 05 (0x0005) | r2 | | | | | | | | | | | |
| 06 (0x0006) | r3 | | | | | | | | | | | |
| 07 (0x0007) | r5 | | | | | | | | | | | |
| 08 (0x0008) | s3 | | | | | | | | | | | |
| 09 (0x0009) | s4 | | | | | | | | | | | |
| 10 (0x000A) | m0 | | | | | | | | | | | |
| 11 (0x000B) | m1 | | | | | | | | | | | |
| 12 (0x000C) | u0 | | | | | | | | | | | |
| 13 (0x000D) | u1 | | | | | | | | | | | |
| 14 (0x000E) | Hyb16KFilter coefficient : h0 | | | | | | | | | | | |
| 15 (0x000F) | h1 | | | | | | | | | | | |
| 16 (0x0010) | h2 | | | | | | | | | | | |
| 17 (0x0011) | h3 | | | | | | | | | | | |
| 18 (0x0012) | a0 | | | | | | | | | | | |
| 19 (0x0013) | c5 | | | | | | | | | | | |
| 20 (0x0014) | b0 | | | | | | | | | | | |
| 21 (0x0015) | Tx32KFilter coefficient : t0 | | | | | | | | | | | |
| 22 (0x0016) | t1 | | | | | | | | | | | |
| 23 (0x0017) | t8 | | | | | | | | | | | |
| 24 (0x0018) | q1 | | | | | | | | | | | |
| 25 (0x0019) | q2 | | | | | | | | | | | |
| 26 (0x001A) | t2 | | | | | | | | | | | |
| 27 (0x001B) | t3 | | | | | | | | | | | |
| 28 (0x001C) | t9 | | | | | | | | | | | |
| 29 (0x001D) | q3 | | | | | | | | | | | |
| 30 (0x001E) | q4 | | | | | | | | | | | |
| 31 (0x001F) | t4 | | | | | | | | | | | |
| 32 (0x0020) | t5 | | | | | | | | | | | |

Table 6-8. Coprocessor Coefficient RAM: Memory Map (continued)

| Address | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-------------------------------|----|---|---|---|---|---|---|---|---|---|---|
| 33 (0x0021) | t10 | | | | | | | | | | | |
| 34 (0x0022) | q5 | | | | | | | | | | | |
| 35 (0x0023) | t6 | | | | | | | | | | | |
| 36 (0x0024) | t7 | | | | | | | | | | | |
| 37 (0x0025) | t11 | | | | | | | | | | | |
| 38 (0x0026) | q6 | | | | | | | | | | | |
| 39 (0x0027) | q7 | | | | | | | | | | | |
| 40 (0x0028) | c2 | | | | | | | | | | | |
| 41 (0x0029) | c3 | | | | | | | | | | | |
| 42 (0x002A) | ZcoTxFilter coefficient : Ftx | | | | | | | | | | | |
| 43 (0x002B) | Ap | | | | | | | | | | | |
| 44 (0x002C) | NAn | | | | | | | | | | | |
| 45 (0x002D) | Constants : HLF | | | | | | | | | | | |
| 46 (0x002E) | ONE_EIGHT | | | | | | | | | | | |

6.15 MEANING AND DEFAULT VALUES OF THE PARAMETERS

Table 6-9. Coprocessor Coefficient RAM: Description and Default Values

| Name | Address | Position | Description | Mapping | Default |
|------|---------|----------|-----------------------------|---------------------|---------|
| r0 | 00 | 11:0 | Rx filter coefficient | unit = intval / 512 | 96 |
| r1 | 01 | 11:0 | Rx filter coefficient | unit = intval / 512 | -78* |
| r4 | 02 | 11:0 | Rx filter coefficient | unit = intval / 512 | 96 |
| s1 | 03 | 11:0 | Rx filter coefficient | unit = intval / 512 | 642 |
| s2 | 04 | 11:0 | Rx filter coefficient | unit = intval / 512 | -263* |
| r2 | 05 | 11:0 | Rx filter coefficient | unit = intval / 512 | 256 |
| r3 | 06 | 11:0 | Rx filter coefficient | unit = intval / 512 | -303* |
| r5 | 07 | 11:0 | Rx filter coefficient | unit = intval / 512 | 256 |
| s3 | 08 | 11:0 | Rx filter coefficient | unit = intval / 512 | 746 |
| s4 | 09 | 11:0 | Rx filter coefficient | unit = intval / 512 | -450* |
| m0 | 10 | 11:0 | Rx filter coefficient | unit = intval / 512 | 512 |
| m1 | 11 | 11:0 | Rx filter coefficient | unit = intval / 512 | 512 |
| u0 | 12 | 11:0 | Rx filter coefficient | unit = intval / 512 | 0 |
| u1 | 13 | 11:0 | Rx filter coefficient | unit = intval / 512 | 0 |
| h0 | 14 | 11:0 | Echo cancelling coefficient | unit = intval / 512 | 4 |
| h1 | 15 | 11:0 | Echo cancelling coefficient | unit = intval / 512 | -22* |
| h2 | 16 | 11:0 | Echo cancelling coefficient | unit = intval / 512 | 105 |
| h3 | 17 | 11:0 | Echo cancelling coefficient | unit = intval / 512 | 95 |

Table 6-9. Coprocessor Coefficient RAM: Description and Default Values (continued)

| Name | Address | Position | Description | Mapping | Default |
|-----------|---------|----------|---------------------------------------|---------------------|---------|
| a0 | 18 | 11:0 | Echo cancelling coefficient | unit = intval / 512 | 0 |
| c5 | 19 | 11:0 | Echo cancelling coefficient | unit = intval / 512 | 0 |
| b0 | 20 | 11:0 | Echo cancelling coefficient | unit = intval / 512 | 0 |
| t0 | 21 | 11:0 | Tx filter coefficient | unit = intval / 512 | 48 |
| t1 | 22 | 11:0 | Tx filter coefficient | unit = intval / 512 | -37* |
| t8 | 23 | 11:0 | Tx filter coefficient | unit = intval / 512 | 48 |
| q1 | 24 | 11:0 | Tx filter coefficient | unit = intval / 512 | 728 |
| q2 | 25 | 11:0 | Tx filter coefficient | unit = intval / 512 | -439* |
| t2 | 26 | 11:0 | Tx filter coefficient | unit = intval / 512 | 390 |
| t3 | 27 | 11:0 | Tx filter coefficient | unit = intval / 512 | -492* |
| t9 | 28 | 11:0 | Tx filter coefficient | unit = intval / 512 | 390 |
| q3 | 29 | 11:0 | Tx filter coefficient | unit = intval / 512 | 573 |
| q4 | 30 | 11:0 | Tx filter coefficient | unit = intval / 512 | -227* |
| t4 | 31 | 11:0 | Tx filter coefficient | unit = intval / 512 | 64 |
| t5 | 32 | 11:0 | Tx filter coefficient | unit = intval / 512 | 128 |
| t10 | 33 | 11:0 | Tx filter coefficient | unit = intval / 512 | 64 |
| q5 | 34 | 11:0 | Tx filter coefficient | unit = intval / 512 | 442 |
| t6 | 35 | 11:0 | Tx filter coefficient | unit = intval / 512 | 384 |
| t7 | 36 | 11:0 | Tx filter coefficient | unit = intval / 512 | 768 |
| t11 | 37 | 11:0 | Tx filter coefficient | unit = intval / 512 | 384 |
| q6 | 38 | 11:0 | Tx filter coefficient | unit = intval / 512 | 962 |
| q7 | 39 | 11:0 | Tx filter coefficient | unit = intval / 512 | -458* |
| c2 | 40 | 11:0 | Tx filter coefficient | unit = intval / 512 | 512 |
| c3 | 41 | 11:0 | Tx filter coefficient | unit = intval / 512 | -512* |
| Ftx | 42 | 11:0 | Z _{CO} Tx filter coefficient | unit = intval / 512 | 237 |
| Ap | 43 | 11:0 | Z _{CO} Tx filter coefficient | unit = intval / 512 | 0 |
| NAn | 44 | 11:0 | Z _{CO} Tx filter coefficient | unit = intval / 512 | 0 |
| HLF | 45 | 11:0 | Constant definition | unit = intval / 512 | 256 |
| ONE_EIGHT | 46 | 11:0 | Constant definition | unit = intval / 512 | 64 |

*For negative values, 2's complement is used.

6.16 SHARED MEMORY — MEMID = 5

Table 6-10. Shared Memory: Memory Map

| Address | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|----------------|-------------------|-------|-------|-------|-------|------|------------------|---|----------|-----|------|----------|--------|-----|-----|---|--|
| 85 (0x0055) | VLM | | | HT | | Deb | | | | | MF | MM | | | | | |
| 86 (0x0056) | SpiDo | SpiDi | SpiSk | SpiCs | SpiSe | RBD | | | | SR* | SR* | | | SR* | SR* | | |
| 87 (0x0057) | HSD_ThresholdHigh | | | | | | HSD_ThresholdLow | | | | | | | | | | |
| 88 (0x0058) | RTD_ThresholdHigh | | | | | | RTD_ThresholdLow | | | | | | | | | | |
| 89 (0x0059) | MeteringDutyCycle | | | | | | | | | | | | | | | | |
| 90 (0x005A) | ZcoShAlfa3 | | ZcoA2 | | | | | | Rxd* | | Alo* | | Sleep* | | | | |
| 91 (0x005B) | | | | | | RZco | | | ZcoGamma | | | ZcoAlfa3 | | | | | |
| 94 (0x005E) | | | | | | | | | | | | | | | TL | | |

NOTE: Bit positions and memory locations not described here must not be changed.

6.17 MEANING AND DEFAULT VALUES OF THE PARAMETERS

Table 6-11. Shared Memory: Description and Default Values

| Name | Address | Position | Description | Mapping | Default |
|-------|---------|----------|--|---|---------------|
| VLM | 85 | 14:11 | Metering amplitude (unit value = depending on ZCO) | val = 0 ... 15 | 3 |
| HT | 85 | 10:9 | HSD debounce time | 0 = "00": 8 ms 1 = "01": 24 ms 2 = "10": 16 ms 3 = "11": 64 ms | 2 (16 ms) |
| DEB | 85 | 8 | RTD debounce time | 0 : 0 ms 1 : 30 ms | 1 (30 ms) |
| MF | 85 | 4 | Metering frequency | 0 : 12 kHz 1 : 16 kHz | 1 (16 kHz) |
| MM | 85 | 3 | Metering mode | 0 : burst mode 1 : on/off mode | 1 (on/off) |
| SPIDO | 86 | 15 | SPI D _{Out} port | | 0 |
| SPIDI | 86 | 14 | SPI D _{In} port | | 0 |
| SPISK | 86 | 13 | SPI SK port | | 0 |
| SPICS | 86 | 12 | SPI CS port | | 0 |

Table 6-11. Shared Memory: Description and Default Values (continued)


| Name | Address | Position | Description | Mapping | Default |
|----------------------|---------|------------|--|--|-----------------|
| SPISE | 86 | 11 | SPI port selection | | 0 |
| RBD | 86 | 10 | Disable automatic ring activation of SPICK and SPICK | 1 = disabled 0 = enabled | 0 (enabled) |
| SR (Note 1) | 86 | 5:4 1:0 | Software resets of SID1, SID0, CP, GCI | 1 = reset block 0 = no reset | 0 |
| Soft Resets (Note 2) | 86 | 5:0 | Reset ability of HW blocks (SID0, SID1, MRT, LS, CP, GCI) | 0: no reset 1: reset block | 0 (no reset) |
| HSD_ThresholdHigh | 87 | 13:7 | HSD high threshold | val = 0 ... 127 unit = 0.63 mA = 0 ... 80 mA | 16 (10 mA) |
| HSD_ThresholdLow | 87 | 6:0 | HSD low threshold | val = 0 ... 127 unit = 0.63 mA = 0 ... 80 mA | 10 (6.3 mA) |
| RTD_ThresholdHigh | 88 | 13:7 | RTD high threshold | val = 0 ... 127 unit = 0.63 mA = 0 ... 80 mA | 16 (10 mA) |
| RTD_ThresholdLow | 88 | 6:0 | RTD low threshold | val = 0 ... 127 unit = 0.63 mA = 0 ... 80 mA | 10 (6.3 mA) |
| MeteringDutyCycle | 89 | 15:8 | Length of the metering burst to be used in "burst" metering mode | val = 0 ... 255 unit = 2 ms = 0 ... 510 ms | 150 (300 ms) |
| ZcoShAlfa3 | 90 | 15:1 | Central office impedance parameter | (Note 1) | 0 (600 Ω) |
| ZcoA2 | 90 | 13:7 | Central office impedance parameter | (Note 1) | 0 (600 Ω) |
| RxD (Note 1) | 90 | 6 | RxDisable at input of analog part | 0: enabled Rx path 1: disable Rx path | 0 (enabled) |
| ALO (Note 2) | 90 | 4 | Analog loopback at pdm | 0: disabled loop 1: enable loop | 0 (disabled) |
| Sleep (Note 2) | 90 | 2:0 | Sleep factor actually used by the processor | val = 0 ... 7 = 0 ... 70% sleepy | 0 (0% sleep) |
| RZco | 91 | 11:8 | Central office impedance parameter | (Note 1) | 3 (600 Ω) |
| ZcoGamma | 91 | 7:4 | Central office impedance parameter | (Note 1) | 0 (600 Ω) |
| ZcoAlfa3 | 91 | 3:0 | Central office impedance parameter | (Note 1) | 0 (600 Ω) |
| TL | 94 | 1:0 | Transcode law selection | 0 = "00": A Law 1 = "01": μ Law 2 = "10": Linear | 0 (A-Law) |

NOTES: 1. Examples of other Z_{CO} parameters are listed in Table 4-4. Otherwise, contact a Motorola sales office.
2. Do not change these values.

SECTION 7 MECHANICAL SPECIFICATIONS




7.1 MC1420232 PACKAGE DIMENSIONS

FU SUFFIX
TQFP PACKAGE
CASE 824D-02



7.2 MC1430132 PACKAGE DIMENSIONS


DW SUFFIX
SOIC PACKAGE
CASE 751F-05



- NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
 4. MAXIMUM MOLD PROTRUSION 0.015 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS | |
|-----|-------------|-------|
| | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.13 | 0.29 |
| B | 0.35 | 0.49 |
| C | 0.23 | 0.32 |
| D | 17.80 | 18.05 |
| E | 7.40 | 7.60 |
| e | 1.27 BSC | |
| H | 10.05 | 10.55 |
| L | 0.41 | 0.90 |
| q | 0x | 8x |


7.3 RECOMMENDED PAD LAYOUT FOR 44-LEAD TQFP MC1420232



Solder Pad Size: $W = 0.55 \text{ mm} \times L = 2.0 \text{ mm}$
 Solder Pad Pitch: 0.8 mm (center to center)
 Toe to Toe Dimension: $A = 14.2 \text{ mm} \times B = 14.2 \text{ mm}$

Figure 7-1. Recommended Pad Layout for 44-Lead TQFP MC1420232

Digital DNA is a trademark of Motorola, Inc.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution: P.O. Box 5405, Denver, Colorado 80217.
1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573
Japan. 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate,
Tao Po, N.T., Hong Kong. 852-26668334

TECHNICAL INFORMATION CENTER: 1-800-521-6274

HOME PAGE: <http://motorola.com/semiconductors/>

© Motorola, Inc., 2001