# 3.3 V µP Power Supply Monitor and Reset Circuit

#### Description

The ASM1832 is a fully integrated microprocessor supervisor. It can halt and restart a "hung-up" microprocessor, restart a microprocessor after a power failure. It has a watchdog timer and external reset override. RESET and RESET outputs are push-pull.

A precision temperature–compensated reference and comparator circuits monitor the 3.3 V,  $V_{CC}$  input voltage status. During power–up or when the  $V_{CC}$  power supply falls outside selectable tolerance limits, both RESET and  $\overline{RESET}$  become active. When  $V_{CC}$  rises above the threshold voltage, the reset signals remain active for an additional 250 ms minimum, allowing the power supply and system microprocessor to stabilize. The trip point tolerance signal, TOL, selects the trip level tolerance to be either 10% or 20%.

A debounced manual reset input, PBRST, activates the reset outputs for a minimum period of 250 ms. There is a watchdog timer to stop and restart a microprocessor that is "hung-up". The watchdog timeouts periods are selectable: 150 ms, 610 ms, and 1200 ms. If the ST input is not strobed LOW before the time-out period expires, a reset is generated.

Devices are available in 8-pin PDIP, 8-pin SO and compact 8-pin MicroSO packages.

#### **Features**

- 3.3 V Supply Monitor
- Push-pull Output
- Selectable Watchdog Period
- Debounce Manual Push-button Reset Input
- Precision Temperature-compensated Voltage Reference and Comparator
- Power-up, Power-down and Brown Out Detection
- 250 ms Minimum Reset Time
- Active LOW and HIGH Reset Signal
- Selectable Trip Point Tolerance: 10% or 20%
- Low-cost 8-pin DIP/SO and 8-pin Micro SO Packages
- Wide Operating Temperature: -40°C to +85°C

#### **Applications**

- Microprocessor Systems
- Computers
- Controllers
- Portable Instruments
- Automotive Systems



### ON Semiconductor®

http://onsemi.com








PDIP-8 NO SUFFIX CASE 646AA

MICRO-8 U SUFFIX CASE 846AA

SOIC-8 S SUFFIX CASE 751BD


#### **PIN CONFIGURATION**



# ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

1



ASM1832

Vcc
TOL O Tolerance Selection

Vcc Reference

40KΩ

PBRSTO Push Button
Debounce
TD O Voltage Sense
Comparator
Watchdog
Transition Detector

RESET

RESET

RESET

RESET

RESET

**Figure 1. Typical Operating Circuit** 

Figure 2. Block Diagram

**Table 1. PIN DESCRIPTION** 

Pin # 8–Pin Package	Pin Name	Function
1	PBRST	Debounced manual pushbutton reset input.
2	T <sub>D</sub>	Watchdog time delay selection. ( $t_{TD}$ = 150 ms for $T_D$ = GND, $t_{TD}$ = 610 ms for $T_D$ = Open, and $t_{TD}$ = 1200 ms for $T_D$ = $V_{CC}$ ).
3	T <sub>OL</sub>	Selects 10% (T <sub>OL</sub> connected to GND) or 20% (T <sub>OL</sub> connected to V <sub>CC</sub> ) trip point tolerance.
4	GND	Ground.
5	RESET	Active HIGH reset output. RESET is active:  1. If V <sub>CC</sub> falls below the reset voltage trip point.  2. If PBRST is LOW.  3. If ST is not strobed LOW before the timeout period set by T <sub>D</sub> expires.  4. During power-up.
6	RESET	Active LOW reset output. (See RESET).
7	ST	Strobe input.
8	$V_{CC}$	3.3 V power.

**Table 2. ABSOLUTE MAXIMUM RATINGS** 

Parameter		Min	Max	Unit
Voltage on V <sub>CC</sub> (Note 1)		-0.5	7	V
Voltage on ST, TD (Note 1)		-0.5	V <sub>CC</sub> + 0.5	V
Voltage on PBRST, RESET, RESET (Note 1)		-0.5	V <sub>CC</sub> + 0.5	V
Operating Temperature F	Operating Temperature Range		+85	°C
Soldering Temperature (f	Soldering Temperature (for 10 sec)		+260	°C
Storage Temperature		-55	+125	°C
ESD rating HBM			2	KV
	MM		200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Voltages are measured with respect to ground.

**Table 3. DC ELECTRICAL CHARACTERISTICS** (Unless otherwise noted,  $V_{CC}$  = 1.2 V to 5.5 V and specifications are over the operating temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. All voltages are referenced to ground.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>		1.0		5.5	V
ST and PBRST Input High Level	$V_{IH}$	V <sub>CC</sub> ≥ 2.7 V	2		V <sub>CC</sub> +0.3	V
ST and PBRST Input High Level	$V_{IH}$	V <sub>CC</sub> < 2.7 V	V <sub>CC</sub> -0.4V			V
ST and PBRST Input Low Level	$V_{IL}$		-0.3		0.5	V
V <sub>CC</sub> Trip Point (T <sub>OL</sub> = GND)	V <sub>CCTP</sub>		2.80	2.88	2.97	V
V <sub>CC</sub> Trip Point (T <sub>OL</sub> = V <sub>CC</sub> )	V <sub>CCTP</sub>		2.47	2.55	2.64	V
Watchdog Timeout Period	t <sub>TD</sub>	T <sub>D</sub> = GND	62.5	150	250	mS
Watchdog Timeout Period	t <sub>TD</sub>	$T_D = V_{CC}$	500	1200	2000	mS
Watchdog Timeout Period	t <sub>TD</sub>	T <sub>D</sub> Floating	250	610	1000	mS
Output Voltage	V <sub>OH</sub>	I = -500 μA, V <sub>CC</sub> < 2.7 V (Note 2)	V <sub>CC</sub> -0.3V	V <sub>CC</sub> -0.1V		V
Output Current	I <sub>OH</sub>	Output = 2.4 V, $V_{CC} \ge 2.7 \text{ V}$		350		μΑ
Output Current	I <sub>OL</sub>	Output = 0.4 V, $V_{CC} \ge 2.7 \text{ V}$	10			mA
Input Leakage	I <sub>IL</sub>		-1.0		1.0	μΑ
RESET Low Level	V <sub>OL</sub>	(Note 2)			0.4	٧
Internal Pull-up Resistor		PBRST pin		40		kΩ
Operating Current	I <sub>CC1</sub>	Outputs open, $V_{CC} \le 3.6 \text{ V}$ and all inputs at $V_{CC}$ or GND			20	μΑ
Input Capacitance	C <sub>IN</sub>				5	pF
Output Capacitance	C <sub>OUT</sub>				7	pF
PBRST Manual Reset Minimum Low Time	t <sub>PB</sub>	PBRST = V <sub>IL</sub>	20			ms
Reset Active Time	t <sub>RST</sub>		250	610	1000	ms
ST Pulse Width	t <sub>ST</sub>	Must not exceed t <sub>RD</sub> minimum. Watchdog cannot be disabled.	20			ns
V <sub>CC</sub> Fail Detect to RESET or RESET	t <sub>RPD</sub>	Pulses < 2 μs at V <sub>CCTP</sub> minimum will not cause reset		5	8	μS
V <sub>CC</sub> Slew Rate	t <sub>F</sub>		20			μs
PBRST Stable LOW to RESET and RESET Active	t <sub>PDLY</sub>				20	ms
V <sub>CC</sub> Detect to RESET or RESET inactive	t <sub>RPU</sub>	t <sub>rise</sub> = 5 μs	250	610	1000	ms
V <sub>CC</sub> Slew Rate	t <sub>R</sub>		0			ns

<sup>2.</sup> RESET remains within 0.5 V of  $V_{CC}$  on power–down until  $V_{CC}$  falls below 2 V. RESET remains within 0.5 V of ground on power–down until  $V_{CC}$  falls below 2.0 V.

#### **Detailed Description**

The ASM1832 monitors the microprocessor or microcontroller power supply and issues reset signals, both active HIGH and active LOW, that halt processor operation whenever the power supply voltage levels are outside a predetermined tolerance.

#### **RESET and RESET Outputs**

RESET and RESET signals are active for a minimum of 250 ms after the supply has returned to in-tolerance level. This allows the power supply and monitored processor to stabilize before instruction execution is allowed to begin.

#### **Trip Point Tolerance Selection**

The TOL input is used to determine the level  $V_{CC}$  can vary below 3.3 V without asserting a reset. With TOL connected to  $V_{CC}$ , RESET and  $\overline{RESET}$  become active whenever  $V_{CC}$  falls below 2.64 V. RESET and  $\overline{RESET}$  become active when the  $V_{CC}$  falls below 2.98 V if TOL is connected to ground.

After  $V_{CC}$  has risen above the trip point set by TOL, RESET and  $\overline{RESET}$  remain active for a minimum time period of 250 ms. On power–down, once  $V_{CC}$  falls below the reset threshold  $\overline{RESET}$  stays LOW and is guaranteed to be 0.4 V or less until  $V_{CC}$  drops below 1.2 V. The reset output on the ASM1832 uses a push–pull drive stage that can maintain a valid output below 1.2 V. To sink current with  $V_{CC}$  below 1.2 V, a resistor can be connected from the reset




Figure 4. Timing Diagram: Power Up

#### **Application Information**

#### **Manual Reset Operation**

Push-button switch input,  $\overline{PBRST}$ , allows the user to override the internal trip point detection circuits and issue reset signals. The pushbutton input is debounced and is pulled HIGH through an internal 40 k $\Omega$  resistor.

pin ( $\overline{RESET}$ ) to Ground. This configuration will give a valid value on the reset output with  $V_{CC}$  approaching 0 V. During both power up and down, the configuration will draw current when the  $\overline{RESET}$  is in the high state. The value of 100 K $\Omega$  should be adequate to maintain a valid condition. The active HIGH reset signal is valid down to a  $V_{CC}$  level of 1.2 V also.

Table 4.

Tolerance		TRIP Point Voltage (		ge (V)
Select	Tolerance	Min	Nom	Max
TOL = V <sub>CC</sub>	20%	2.47	2.55	2.64
TOL = GND	10%	2.80	2.88	2.97




Figure 3.





Figure 5. Timing Diagram: Power Down

When  $\overline{PBRST}$  is held LOW for the minimum time  $t_{PB}$ , both resets become active and remain active for a minimum time period of 250 ms after  $\overline{PBRST}$  returns HIGH.

The debounced input is guaranteed to recognize pulses greater than 20 ms. No external pull-up resistor is required, since  $\overline{PBRST}$  is pulled HIGH by an internal 40 k $\Omega$  resistor.


The <u>PBRST</u> can be driven from a TTL or CMOS logic line or shorted to ground with a mechanical switch.




#### Watchdog Timer and ST Input

A watchdog timer stops and restarts a microprocessor that is "hung-up". The  $\mu P$  must toggle the  $\overline{ST}$  input within a set period (as selectable through TD input) to verify proper software execution. If the  $\overline{ST}$  is not toggled low within the

ST Pulses as short as 20 ns can be detected.



Timeouts periods of approximately 150 ms, 610 ms or 1,200 ms are selected through the  $T_D$  pin.




minimum timeout period, reset signals become active. On power-up after the supply voltage returns to an in-tolerance condition, the reset signal remains active for 250 ms minimum, allowing the power supply and system microprocessor to stabilize.

Table 5.


T <sub>D</sub> Voltage	Watchdog Time-out Period (ms)			
Level	Min	Nom	Max	
GND	62.5	150	250	
Floating	250	610	1000	
V <sub>CC</sub>	500	1200	2000	


The watchdog timer can not be disabled. It must be strobed with a high-to-low transition to avoid watchdog timeout and reset.



#### **PACKAGE DIMENSIONS**

#### Micro8™/TSSOP8 3x3 CASE 846AA-01 ISSUE O






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
   INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
   846A-01 OBSOLETE, NEW STANDARD 846A-02.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10	-		0.043
A1	0.05	0.08	0.15	0.002	0.003	0.006
b	0.25	0.33	0.40	0.010	0.013	0.016
С	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	2.90	3.00	3.10	0.114	0.118	0.122
е	0.65 BSC				0.026 BSC	)
L	0.40	0.55	0.70	0.016	0.021	0.028
HE	4.75	4.90	5.05	0.187	0.193	0.199


#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


# **PACKAGE DIMENSIONS**


PDIP-8, 300 mils CASE 646AA-01 ISSUE A



SYMBOL	MIN	NOM	MAX	
Α			5.33	
A1	0.38			
A2	2.92	3.30	4.95	
b	0.36	0.46	0.56	
b2	1.14	1.52	1.78	
С	0.20	0.25	0.36	
D	9.02	9.27	10.16	
Е	7.62	7.87	8.25	
E1	6.10	6.10 6.35		
е	2.54 BSC			
eB	7.87		10.92	
L	2.92	3.30	3.80	

# **TOP VIEW**






**END VIEW** 

# Notes:

- (1) All dimensions are in millimeters.(2) Complies with JEDEC MS-001.


# **PACKAGE DIMENSIONS**

SOIC 8, 150 mils CASE 751BD-01 ISSUE O




SYMBOL	MIN	NOM	MAX
Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
е			
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

**TOP VIEW** 



SIDE VIEW



#### **END VIEW**

### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.

**Table 6. ORDERING INFORMATION** 

Part Number	Package	Operating Temperature Range	Maximum Supply Current (μA)	Voltage Monitoring Application	Package Marking
TIN – LEAD DEVI	CES				
ASM1832	8-Pin PDIP	-40°C to +85°C	20	3.3 V	ASM1832
ASM1832S	8-SO	–40°C to +85°C	20	3.3 V	ASM1832S
ASM1832U	8-MicroSO	–40°C to +85°C	20	3.3 V	ASM1832U
LEAD FREE DEVI	CES	•	•		
ASM1832F	8-Pin PDIP	–40°C to +85°C	20	3.3 V	ASM1832F
ASM1832SF	8-SO	–40°C to +85°C	20	3.3 V	ASM1832SF
ASM1832UF	8-MicroSO	-40°C to +85°C	20	3.3 V	ASM1832UF

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) . Solitude services are inject to make triangles without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative