Single-Channel Transient Voltage Suppressor

Product Description

The CM6126 is an Application Specific Integrated Passive^m (ASIP^m) component in a 2 x 2, 4-bump, 0.5 mm pitch, CSP form factor. This device is designed for:


- Transient Voltage Suppression
- Electrostatic Discharge Protection
- Electrical Overstress Protection

Features

- 4-Bump, 0.96 mm X 0.96 mm Footprint Chip Scale Package (CSP)
- These Devices are Pb-Free and are RoHS Compliant

Table 1. PIN DESCRIPTIONS

| 4–bump CSP Package | | | |
|--------------------|---------------|--|--|
| Pin | Description | | |
| A1 and A2 | TVS Channel | | |
| B1 and B2 | Device Ground | | |



4-Bump CSP Package




ON Semiconductor®

http://onsemi.com



WLCSP4 CASE 567AW





MARKING DIAGRAM



X = Single Digit Date Code

ORDERING INFORMATION

U

| Device | Package | Shipping [†] |
|--------|-----------|-----------------------|
| CM6126 | WLCSP4 | 5000/Tape & Reel |
| | (Pb-Free) | |

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

CM6126

ELECTRICAL SPECIFICATIONS AND CONDITIONS

Table 2. PARAMETERS AND OPERATING CONDITIONS

| Parameter | Rating | Units |
|-----------------------------|-------------|-------|
| Storage Temperature Range | -55 to +150 | °C |
| Operating Temperature Range | –30 to +85 | °C |

Table 3. ABSOLUTE RATINGS

| Parameter | Rating | Units |
|--|--------|-------|
| Failing to nonconductive, I ² t (Maximum I _{PP} value using 10/1000 μs pulse). See Notes 1 and 2. | 100 | A |

The device must not burn to open-circuit, when the value is below maximum I_{PP}.
This parameter is characterized using an ON Semiconductor-specific test board.

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|------------------|--|--|------------|----------|-----|-------|
| I _{OFF} | Stand-off quiescent current | Stand-off voltage V _{OFF} = 10 V | | | 500 | nA |
| V_{BR} | Break down voltage | Break down current I _{BR} = 15 mA | 16 | | | V |
| V _{CL} | Clamping voltage during transient | Clamping current I _{CL} = 1 A (Note 3) | | | 20 | V |
| VF | Forward voltage | Forward current I _F = 850 mA | | | 1.3 | V |
| C _{L1} | Line capacitance | V _{BIAS} = 0 V | | 280 | | pF |
| C _{L2} | | $V_{BIAS} = 5 \text{ V}; \text{ T}_{A} = 25^{\circ}\text{C}$ | 100 | 135 | | pF |
| V _{ESD} | ESD Protection Peak Discharge Voltage at any channel input a) Contact Discharge per IEC 61000-4-2 standard b) Air Discharge per IEC 61000-4-2 standard | T _A = 25°C (Note 2) | ±30 ±30 | | | kV |
| f _C | Minimum Attenuation Freq = 80 MHz – 1 GHz Freq = 1 – 4 GHz | $R_{SOURCE} = R_{LOAD} = 50 \ \Omega$ $T_A = 25^{\circ}C$ | | 11 20 | | dB |

1. All parameters specified for $T_A = -30^{\circ}C$ to $85^{\circ}C$ unless otherwise noted. 2. Standard IEC 61000-4-2 with $C_{Discharge} = 150 \text{ pF}$, $R_{Discharge} = 330 \Omega$. 3. Transient: 8 x 20 µs current pulse.

CM6126

RF CHARACTERISTICS







Figure 1. Insertion Loss (0 V and 5 V Bias)

MECHANICAL SPECIFICATION

| Ref. | Parameter | Material | Dimension |
|------|---|--------------|-----------|
| а | Die Thickness | Silicon | 406 μm |
| b | Bump Standoff | | 240 μm |
| | UBM-(Ti/Cu) | Plated Cu | 7 μm |
| d | | Sputtered Cu | 0.4 μm |
| | | Sputtered Ti | 0.1 μm |
| е | UBM Wetting Area Diameter | | 280 μm |
| f | Solder Bump Diameter after Bump Reflow | | 320 μm |
| с | Metal Pad | AlSiCu | 1.5 μm |
| g | Metal Pad Diameter | | 324 μm |
| D2 | | | 0.406 mm |
| D1 | Finished Thickness | | 0.650 mm |

Table 5. VERTICAL STRUCTURE DIMENSIONS (nominal)

Vertical Structure Specification*







* Daisy Chain CM6010

CM6126


PACKAGE DIMENSIONS

WLCSP4, 0.96x0.96 CASE 567AW-01 ISSUE O





RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Application Specific Integrated Passive is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative