## 100mA Dual H-Bridge Air-Core Gauge Driver

## Description

The CS3750 is a dual H-bridge four quadrant air-core gauge driver. The IC provides all the functions necessary to drive a tachometer or speedometer as part of a microprocessor based multiplexed system. Digital input control eliminates the need for any analog calibration of the gauge.
The controlling microprocessor sends out a PWM signal to each H bridge driver input (IN1, IN2). The PWM signal duty cycle is proportional to the H-bridge output. Output current
( 100 mA max) direction is controlled by the DIRECTION input. PWM switching noise is minimized at each half bridge by an internal RC filter and external programmable capacitor.
The CS3750 is protected against 50 V load dump, over voltage and thermal runaway fault conditions. Any of these faults causes the IC to shut down. Each high side of the output driver is current limited. A short circuit condition in one driver does not affect the others.

## Absolute M, mur Ras ng

Supply Voltage 16 V
Internal Power Dissipation....................................................Internally limited
Logic Input Voltages. $\qquad$ $\ldots . .-0.3 \mathrm{~V}$ to 6.5 V
Junction Temperature Range $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature Range................................................... $-55^{\circ} \mathrm{C}$ to $+165^{\circ} \mathrm{C}$ Lead Temperature Soldering

Wave Solder (through hole styles only)........... $10 \mathrm{sec} . \max , 260^{\circ} \mathrm{C}$ peak Electrostatic Discharge (Human Body Model) $\qquad$

## Block Diagram



## Features

2 Independent NPN H-Bridge Drivers
No Analog Trim Required

- Used in Multiplexed Systems
Quiet Gauge Operation
- Programmable Slew Rate Minimizes Switching Noise
Fault Protection Over Voltage Thermal Shutdown Short Circuit


## Package Options

16 Lead PDIP
(internally fused leads)


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - Output Stage |  |  |  |  |  |
| V OUT Saturation Voltage | $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA} ; \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 0.25 | 0.50 | V |
| (Low Side) | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA} ; \mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 0.01 | 0.10 | V |
| $V_{\text {Out }}$ Offset Voltage | $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=-30 \mathrm{~mA}$ |  | 15 | 50 | mV |
| $\mathrm{V}_{\text {Out }}$ Saturation High Side | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ | VS-2 | VS-1.5 | VS | V |
| Low Side | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}$ |  | 0.02 | 0.10 | V |
| $\mathrm{V}_{\text {Out }}$ Differential | $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ |  |  | 100 | mV |
| Matching Voltage |  |  |  |  |  |
| Supply Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {DIR }}=0 ;$ |  | 23 | 45 | mA |
| - Input Stage |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ LOW | $\mathrm{V}_{\text {IN }}$ decreasing; $\mathrm{V}_{\text {DIR }}=0 \mathrm{~V}$ | 0.8 | 1.9 |  | V |
| HIGH | $\mathrm{V}_{\text {IN }}$ increasing; $\mathrm{V}_{\text {DIR }}=0 \mathrm{~V}$ |  | 2.0 | 3.5 | V |
| Hysteresis | $\mathrm{V}_{\text {DIR }}=0 \mathrm{~V}$ |  | 100 |  | mV |
| $\mathrm{I}_{\text {IN }}$ LOW | $\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V} ; \mathrm{V}_{\text {DIR }}=0 \mathrm{~V}$ |  | 20 | 100 | $\mu \mathrm{A}$ |
| HIGH | $\mathrm{V}_{\text {IN }}=3.5 \mathrm{~V}$ |  | 0.4 | 100.0 | $\mu \mathrm{A}$ |
| Output Slew Rate with respect to input | $\mathrm{V}_{\mathrm{IN}}=250 \mathrm{~Hz} ; \mathrm{R}_{\mathrm{LOAD}}=150 \Omega$ |  | 0.2 | 0.8 | V/us |
| Output Turn on Delay with respect to input | $\mathrm{V}_{\mathrm{IN}}=250 \mathrm{~Hz} ; \mathrm{R}_{\mathrm{LOAD}}=150 \Omega$, note 1 |  | 1.5 | 6 | $\mu \mathrm{s}$ |
| Output Turn off Delay with respect to input | $\mathrm{V}_{\mathrm{IN}}=250 \mathrm{~Hz} ; \mathrm{R}_{\mathrm{LOAD}}=150 \Omega$, note 2 |  | 2.4 | 9 | $\mu \mathrm{S}$ |

## Direction

| $\mathrm{V}_{\text {DIR }}$ LOW | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{V}_{\text {DIR }}$ decreasing | 0.8 | 1.9 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{V}_{\text {DIR }}$ increasing |  | 2.0 | 3.5 | V |
| Hysteresis | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ |  | 100 |  | mV |
| $\mathrm{I}_{\text {DIR }}$ LOW | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ; \mathrm{V}_{\text {DIR }}=0.8 \mathrm{~V}$ |  | 40 | 100 | $\mu \mathrm{A}$ |
| HIGH | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} ; \mathrm{V}_{\text {DIR }}=3.5 \mathrm{~V}$ |  | 0.4 | 100 | $\mu \mathrm{A}$ |
| Output Slew Rate with respect to DIR | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V} ; \mathrm{f}_{\text {DIR }}=250 \mathrm{~Hz} ; \mathrm{C}=0 \mu \mathrm{~F}$ | 0.2 | 1.5 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| Output Fall Time with respect to DIR | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V} ; \mathrm{V}_{\text {DIR }}=0 \mathrm{~V} ; \mathrm{C}=0 \mu \mathrm{~F}$ |  | 0.2 | 2.0 | $\mu \mathrm{s}$ |
| Output Turn on Delay with respect to DIR | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} ; \mathrm{R}_{\mathrm{LOAD}}=150 \Omega \\ & \mathrm{~V}_{\mathrm{DIR}}=250 \mathrm{~Hz} ; \mathrm{C}=0 \mu \mathrm{~F}, \text { note } 1 \end{aligned}$ |  | 1 | 6 | $\mu \mathrm{s}$ |
| Output Turn off Delay with respect to DIR | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V} ; \mathrm{R}_{\mathrm{LOAD}}=150 \Omega \\ & \mathrm{~V}_{\mathrm{DIR}}=250 \mathrm{~Hz} ; \mathrm{C}=0 \mu \mathrm{~F}, \text { note } 2 \end{aligned}$ |  | 2.5 | 9 | $\mu \mathrm{s}$ |


| - Protection Functions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I (High Side Only) | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 100 | 225 |  | mA |
| Over Voltage Threshold Hysteresis | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ | 17.0 | $\begin{aligned} & 21.5 \\ & 0.5 \end{aligned}$ | 26.0 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Thermal Shutdown |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

[^0]Note 2: Time required for output signal to decrease to $10 \%$ of its amplitude after input signal switches.

|  | Package Pin Description | on |  |
| :---: | :---: | :---: | :---: |
| PACKAGE PIN \# | PIN SYMBOL | FUNCTION | on |

16L PDIP (internally fused leads)

| 1 | DIR1 | CMOS compatible input pin controls direction of current through OUT1 |
| :---: | :---: | :---: |
| 2 | C1 | RC filter capacitor for OUT1 connected to Ground |
| 3 | IN1 | CMOS compatible input pin controls output OUT1A and 1B |
| 4,5,12,13 | Gnd | Ground connection |
| 6 | OUT1A | One half of H-bridge output stage 1 |
| 7 | VS1 | Supply voltage |
| 8 | OUT1B | One half of H-bridge output stage 1 |
| 9 | OUT2B | One half of H-bridge output stage 2 |
| 10 | VS2 | Supply voltage |
| 11 | OUT2A | One half of H-bridge output stage 2 |
| 14 | IN2 | CMOS compatible input pin controls output OUT2A and 2B |
| 15 | C2 | RC filter capacitor for OUT2 connected to Ground |
| 16 | DIR2 | CMOS compatible input pin controls direction of current through OUT2 |

## Circuit Description

## Output Stage

Each output stage contains 4 power NPN transistors arranged in a traditional H bridge configuration. Current flow through the two outputs (OUTxA, OUTxB) in each H -bridge is controlled by the logic signal DIRx.
PWM input signals from the microprocessor, are filtered on chip and sent to the output stage. The duty cycle of the PWM signal is proportional to output voltage. The RC filter reduces the noise of the PWM input signal by slowing its slew rate: i.e., the output signal is converted from a square wave to an exponential sawtooth waveform. An external capacitor (Cx) controls the slew rate for each H bridge.

## Motor Direction Control

When the voltage on the control pin (INx) is low, both halves of the H bridge are off (Table 1). When INx is high, DIR controls the flow of current through the H-bridge. If DIRx=0, current flows from OUTxA out to the coil and back in through OUTxB. If DIRx=1, current flows from OUTxB out to the coil and back in through OUTxA.

Table 1. Logic Control of H-Bridge

| Input | Direction | Outputs |  |
| :---: | :---: | :---: | :---: |
| INX | DIRX | OUTxA | OUTxB |
| 0 | X | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
|  |  |  |  |

## Protection

The high side driver transistor in each H-bridge is current limited as a protection against a short circuit fault condition. If an over voltage or a thermal runaway fault conditions occurs, all outputs shut down.

## Application Diagram



Package Specification

| Thermal Data |  | 16L PDIP(internally fused leads) |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {©JC }}$ | typ | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {©JA }}$ | typ | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Plastic DIP (N); 300 mil wide



REF: JEDEC MS-001


## Ordering Information

| Part Number |
| :---: |
| CS3750ENF16 | | Description |
| :---: |

ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.


[^0]:    Note 1: Time required for output signal to rise to $90 \%$ of its amplitude after input signal switches.

