Product Preview

ESD Protection Diode

Micro-Packaged Diodes for ESD Protection

The ESDM2021 is designed to protect voltage sensitive components that require low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium.

Features

- Low Clamping Voltage
- Small Body Outline Dimensions: 0.60 mm x 0.30 mm
- Low Body Height: 0.20 mm
- Stand-off Voltage: 2.0 V
- IEC61000-4-2 Level 4 ESD Protection
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- 1.8 V Power Line Protection
- GPIO

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
IEC 61000-4-2 (ESD) Contact Air		±30 ±30	kV
Total Power Dissipation on FR–5 Board (Note 1) @ T _A = 25°C Thermal Resistance, Junction–to–Ambient	P_{D} R_{\thetaJA}	313 400	mW °C/W
Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Second Duration)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. $FR-5 = 1.0 \times 0.75 \times 0.62$ in.

See Application Note AND8308/D for further description of survivability specs.


1

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor®

www.onsemi.com



MARKING DIAGRAM



X4DFN2 (0201) CASE 152AX



X = Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
ESDM2021MX4T5G	X4DFN2 (Pb-Free)	10000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

	•		
Symbol	Parameter		
Ірр	Maximum Reverse Peak Pulse Current		
V _C	Clamping Voltage @ I _{PP}		
V_{RWM}	Working Peak Reverse Voltage		
I _R	Maximum Reverse Leakage Current @ V _{RWM}		
V _{BR}	Breakdown Voltage @ I _T		
I _T	Test Current		

^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V _{RWM}	I/O Pin to GND			2.0	٧
Breakdown Voltage	V _{BR}	I _T = 1 mA, I/O Pin to GND	3.7	4.5	5.7	٧
Reverse Leakage Current	I _R	V _{RWM} = 2.0 V, I/O Pin to GND			100	nA
Clamping Voltage TLP (Note 2)	V _C	Ipp = 8 A Since Section IEC 61000-4-2 Level 2 equivalent (±4 kV Contact, ±8 kV Air)		4.8		V
		I _{PP} = 16 A		5.2		٧
Reverse Peak Pulse Current	I _{PP}	IEC61000-4-5 (8/20 μs)	12	16		Α
Clamping Voltage (8/20 μs) (Note 3)	V _C	I _{PP} = 12 A		5.4	6.4	V
Dynamic Resistance	R _{DYN}	100 ns TLP Pulse		0.05		Ω
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz		18	20	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z₀ = 50 Ω, t_p = 100 ns, t_r = 1 ns, averaging window; t₁ = 70 ns to t₂ = 90 ns.
 Non-repetitive current pulse at T_A = 25°C, per IEC61000-4-5 waveform.

TYPICAL CHARACTERISTICS




Figure 1. ESD Clamping Voltage - Pin 1 to Pin 2 8 kV Contact per IEC61000-4-2




Figure 2. ESD Clamping Voltage - Pin 2 to Pin 1 8 kV Contact per IEC61000-4-2

TYPICAL CHARACTERISTICS




Figure 3. 100 ns TLP I-V Curve - Pin 1 to Pin 2

Figure 4. 100 ns TLP I-V Curve - Pin 2 to Pin 1




Figure 5. Clamping Voltage vs. Peak Pulse Current – Pin 1 to Pin 2 (t_p = 8/20 μ s)




Figure 6. Clamping Voltage vs. Peak Pulse Current – Pin 2 to Pin 1 (t_p = 8/20 μ s)




Figure 7. Reverse Leakage Current





Figure 8. Line Capacitance, f = 1 MHz

TYPICAL CHARACTERISTICS








Figure 10. Capacitance Over Frequency

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 11. IEC61000-4-2 Spec




Figure 12. Diagram of ESD Test Setup

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage

at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.




Figure 13. 8 x 20 μs Pulse Waveform

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 14. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 15 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 14. Simplified Schematic of a Typical TLP System





Figure 15. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

PACKAGE DIMENSIONS


DFN2, 0.60x0.30, 0.36P CASE 152AX **ISSUE F**



NOTES

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.175	0.200	0.225	
A1	0.018 REF			
b	0.205	0.215	0.225	
D	0.575	0.600	0.625	
E	0.275	0.300	0.325	
е	0.36 BSC			
L	0.145	0.155	0.165	

RECOMMENDED SOLDER FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative