Boost Converter Stage in APM16 Series for Multiphase and Semi-Bridgeless PFC

Features

- Integrated SIP or DIP Boost Converter Stage Power Module for On-board Charger (OBC) in EV-PHEV
- 5 kV/1 sec Electrically Isolated Substrate for Easy Assembly
- Compact Design for Low Total Module Resistance
- Module Serialization for Full Traceability
- Lead Free, RoHS and UL9V4-0 Compliant
- Automotive Qualified per AEC Q101 and LV324 Guidelines

Applications

• PFC Stage of an On-board Charger in PHEV-HEV


Benefits

- Enable Design of Small, Efficient and Reliable System for Reduced Vehicle Fuel Consumption and CO₂ Emission
- Simplified Assembly, Optimized Layout, High Level of Integration, and Improved Thermal Performance



ON Semiconductor®

www.onsemi.com



APMCD-B16 12 LEAD CASE MODGK

MARKING DIAGRAM

XXXXXXXXXX ZZZ ATYWW NNNNNNN

XXXX = Specific Device Code

ZZZ = Lot ID

AT = Assembly & Test Location

Y = Year W = Work Week NNN = Serial Number

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.

ORDERING INFORMATION

Part Number	Package	Lead Forming	Pb-Free and RoHS Compliant	Operating Temperature	Packing Method
FAM65CR51DZ1	APM16-CDA	Y-Shape	Yes	−40°C ~ 125°C	Tube
FAM65CR51DZ2	APM16-CDB	L-Shape	Yes	−40°C ~ 125°C	Tube
FAM65CR51DZ3	APM16-CDD	L-Shape*	Yes	−40°C ~ 125°C	Tube

^{*}Lead length 11.55 mm

Pin Configuration and Block Diagram




Figure 1. Pin Configuration

Table 1. PIN DESCRIPTION

Pin Number	Pin Name	Pin Description	
1, 2	AC1	Phase 1 Leg of the PFC Bridge	
3	NC	Not Connected	
4	NC	Not Connected	
5, 6	B+	Positive Battery Terminal	
7, 8	Q1 Source	Source Terminal of Q1	
9	Q1 Gate	Gate Terminal of Q1	
10	Q2 Gate	Gate Terminal of Q2	
11, 12	Q2 Source	Source Terminal of Q2	
13	NC	Not Connected	
14	NC	Not Connected	
15, 16	AC2	Phase 2 Leg of the PFC Bridge	

Block Diagram




Figure 2. Schematic

Table 2. ABSOLUTE MAXIMUM RATINGS (T_{.I} = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Max	Unit
V _{DS} (Q1~Q2)	Drain-to-Source Voltage	650	V
V _{GS} (Q1~Q2)	Gate-to-Source Voltage	±20	V
I _D (Q1~Q2)	Drain Current Continuous (T _C = 25°C, V _{GS} = 10 V) (Note 1)	33	Α
	Drain Current Continuous (T _C = 100°C, V _{GS} = 10 V) (Note 1)	23	Α
E _{AS} (Q1~Q2)	Single Pulse Avalanche Energy (Note 2)	21	mJ
P _D	Power Dissipation (Note 1)	160	W
TJ	Maximum Junction Temperature	-55 to +150	°C
T _C	Maximum Case Temperature	-40 to +125	°C
T _{STG}	Storage Temperature	-40 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Starting $T_J = 25^{\circ}C$, L = 1 mH, $I_{AS} = 6.5$ A, $V_{DD} = 125$ V during inductor charging and $V_{DD} = 0$ V during time in avalanche

DBC Substrate

 0.63 mm Al_2O_3 alumina with 0.3 mm copper on both sides. DBC substrate is NOT nickel plated.

Lead Frame

OFC copper alloy, 0.50 mm thick. Plated with 8 um to 25.4 um thick Matte Tin

Flammability Information

All materials present in the power module meet UL flammability rating class 94V-0.

Compliance to RoHS Directives

The power module is 100% lead free and RoHS compliant 2000/53/C directive.

Solder

Solder used is a lead free SnAgCu alloy.

Solder presents high risk to melt at temperature beyond 210°C. Base of the leads, at the interface with the package body, should not be exposed to more than 200°C during mounting on the PCB or during welding to prevent the re-melting of the solder joints.

^{1.} Maximum continuous current and power, without switching losses, to reach $T_J = 150^{\circ}\text{C}$ respectively at $T_C = 25^{\circ}\text{C}$ and $T_C = 100^{\circ}\text{C}$; defined by design based on MOSFET $R_{DS(ON)}$ and $R_{\theta JC}$ and not subject to production test

Table 3. ELECTRICAL SPECIFICATIONS (T_J = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
BV _{DSS}	Drain-to-Source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	650	-	-	V
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 3.3 \text{ mA}$	3.0	-	5.0	V
R _{DS(ON)} Q1	Q1 Low Side MOSFET	V _{GS} = 10 V, I _D = 20 A	_	44	51	mΩ
R _{DS(ON)} Q2	Q2 Low Side MOSFET		_	44	51	mΩ
R _{DS(ON)} Q1	Q1 Low Side MOSFET	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A},$	_	79	-	mΩ
R _{DS(ON)} Q2	Q2 Low Side MOSFET	@ $T_C = 125^{\circ}C \text{ or } T_J = 150^{\circ}C$	_	79	-	mΩ
9FS	Forward Transconductance	$V_{DS} = 20 \text{ V}, I_D = 20 \text{ A}$	_	30	-	S
I _{GSS}	Gate-to-Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-100	-	+100	nA
I _{DSS}	Drain-to-Source Leakage Current	V _{DS} = 650 V, V _{GS} = 0 V	_	-	10	μΑ
DYNAMIC CHA	ARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 400 V	_	4864	_	pF
C _{oss}	Output Capacitance	V _{GS} = 0 V f = 1 MHz	_	109	_	pF
C _{rss}	Reverse Transfer Capacitance	I = I IVINZ	_	16	-	pF
C _{oss(eff)}	Effective Output Capacitance	V _{DS} = 0 to 520 V V _{GS} = 0 V	-	652	-	pF
R_g	Gate Resistance	f = 1 MHz	_	2	_	Ω
Q _{g(tot)}	Total Gate Charge	V _{DS} = 380 V	_	123	-	nC
Q_{gs}	Gate-to-Source Gate Charge	I _D = 20 A		37.5	-	nC
Q _{gd}	Gate-to-Drain "Miller" Charge	$V_{GS} = 0$ to 10 V	_	49	-	nC
SWITCHING C	HARACTERISTICS		•	•	•	•
t _{on}	Turn-on Time	V _{DS} = 400 V	-	56.7	-	ns
t _{d(on)}	Turn-on Delay Time	I _D = 20 A V _{GS} = 10 V	_	40.7	-	ns
t _r	Turn-on Rise Time	$R_{G} = 4.7 \text{ Ohm}$	_	16	-	ns
t _{off}	Turn-off Time	_	_	146	-	ns
t _{d(off)}	Turn-off Delay Time		_	117	-	ns
t _f	Turn-off Fall Time		_	29	-	ns
BODY DIODE	CHARACTERISTICS					
V _{SD}	Source-to-Drain Diode Voltage	$I_{SD} = 20 \text{ A}, V_{GS} = 0 \text{ V}$	_	0.95	_	V
T _{rr}	Reverse Recovery Time	$V_{DS} = 520 \text{ V}, I_{D} = 20 \text{ A},$	-	133	-	ns
Q _{rr}	Reverse Recovery Charge	$d_I/d_t = 100 \text{ A/}\mu\text{s}$	_	669	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Defined by design, not subject to production test

Table 4. ABSOLUTE MAXIMUM RATINGS OF THE BOOST DIODE (T_J = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Rating	Unit
V _{RRM}	Peak Repetitive Reverse Voltage (Note 4)	600	V
V _{RWM}	Working Peak Reverse Voltage (Note 4)	600	V
V _R	DC Blocking Voltage	600	V
I _{F(AV)}	Average Rectified Forward Current T _C = 25°C	15	Α
I _{FSM}	Non-Repetitive Peak Surge Current (Half Wave 1 Phase 60 Hz)	45	Α
TJ	Maximum Junction Temperature	-55 to +175	°C
T _C	Maximum Case Temperature	-40 to +125	°C
T _{STG}	Storage Temperature	-40 to +125	°C
E _{AVL}	Avalanche Energy (2.85 A, 1 mH)	4	mJ

^{4.} V_{RRM} and I_{F(AV)} value referenced to TO220-2L Auto Qualified Package Device ISL9R1560P_F085

Table 5. ELECTRICAL SPECIFICATIONS ($T_J = 25^{\circ}C$, Unless Otherwise Specified)

Symbol	Parameter	Test Condi	Test Conditions		Тур	Max	Unit
I _R	Instantaneous Reverse Current	V _R = 600 V	T _C = 25°C	-	_	100	μΑ
			T _C = 125°C	-	_	1	mA
V_{FM}	Instantaneous Forward Voltage (Note 5)	I _F =15 A	T _C = 25°C	-	1.65	2.2	V
			T _C = 125°C	-	1.24	1.7	V
t _{rr}	Reverse Recovery Time (Note 6)	I _F = 15 A	T _C = 25°C	1	29	1	ns
t _a	Time to reach peak reverse current	$d_{IF}/dt = 200 \text{ A/}\mu\text{s}$ $V_{R}=390 \text{ V}$	T _C = 25°C	1	16	1	ns
t _b	Time from peak I _{RRM} to projected zero crossing of I _{RRM} based on a straight line from peak I _{RRM} through 25% of I _{RRM}	VH-000 V	T _C = 25°C	-	13	ı	n
Q _{rr}	Reverse Recovered Charge		T _C = 25°C	-	43	-	nC

^{5.} Test pulse width = 300 μ s, Duty Cycle = 2%

Table 6. THERMAL RESISTANCE

Parameters			Тур	Max	Unit
$R_{\theta JC}$ (per MOSFET chip)	Q1~Q4 Thermal Resistance Junction-to-Case (Note 7)	-	0.66	0.92	°C/W
$R_{\theta JS}$ (per MOSFET chip)	Q1~Q4 Thermal Resistance Junction-to-Sink (Note 8)	-	1.20	-	°C/W
R _{θJC} (per DIODE chip)	Q1~Q4 Thermal Resistance Junction-to-Case (Note 7)	-	1.98	2.72	°C/W
R _{θJS} (per DIODE chip)	Q1~Q4 Thermal Resistance Junction-to-Sink (Note 8)	-	2.97	-	°C/W

^{7.} Test method compliant with MIL STD 883–1012.1, from case temperature under the chip to case temperature measured below the package at the chip center, Cosmetic oxidation and discoloration on the DBC surface allowed

Table 7. ISOLATION VOLTAGE (Isolation voltage between the base plate and to control pins or power terminals.)

Test	Test Conditions	Isolation Resistance	Unit
Leakage @ Isolation Voltage (Hi-Pot)	$V_{AC} = 5 \text{ kV}, 60 \text{ Hz}$	100M <	Ω

^{6.} Guaranteed by design

^{8.} Defined by thermal simulation assuming the module is mounted on a 5 mm Al-360 die casting material with 30 um of 1.8 W/mK thermal interface material

TYPICAL CHARACTERISTICS - MOSFETs




Figure 3. Normalized Power Dissipation vs. Case




Figure 4. Maximum Continuous I_D vs. Case Temperature




Figure 5. Transfer Characteristics




Figure 6. Forward Diode




Figure 7. Saturation (25°C)





Figure 8. Saturation (150°C)


TYPICAL CHARACTERISTICS - MOSFETs



 $I_D = 20 A$ R_{DS(ON)}, NORMALIZED DRAIN-TO-SOURCE ON-RESISTANCE V_{GS} = 10 V 2.0 1.5 1.0 0.5 -75 -50 -25 25 50 75 100 125 150 175 T_J, JUNCTION TEMPERATURE (°C)

Figure 9. On-Resistance vs. Gate-to-Source Voltage

Figure 10. R_{DS(norm)} vs. Junction Temperature







Figure 11. Normalized $R_{D(on)}$ vs. Temperature

Figure 12. Breakdown Voltage vs. Temperature






Figure 13. Eoss vs. Drain-to-Source Voltage

Figure 14. Capacitance Variation

TYPICAL CHARACTERISTICS - MOSFETs




Figure 15. Gate Charge

Figure 16. R_{DS(on)} vs. I_D




Figure 17. Safe Operating Area

Figure 18. Peak Current Capability





Figure 19. Transient Thermal Impedance

TYPICAL CHARACTERISTICS - DIODES



di/dt (A/μs) Figure 24. Reverse Recovery Current vs. di/dt

300

400

100

200

di/dt (A/μs) Figure 25. Reverse Recovery Charge vs. di/dt

300

400

500

ď

500

0

100

200

TYPICAL CHARACTERISTICS - DIODES






Figure 26. Transient Thermal Impedance


PACKAGE DIMENSIONS

APMCD-B16 / 12LD, AUTOMOTIVE MODULE

CASE MODGK **ISSUE O**







NOTES:

- 1. DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS ARE EXCLUSIVE OF BURRS. MOLD FLASH AND TIE BAR EXTRUSIONS.

	MILLIMETERS				
DIM	MIN.	NOM.	MAX.		
A2	4.30	4.50	4.70		
b	0.45	0.50	0.60		
b2	1.15	1.20	1.30		
С	0.45	0.50	0.60		
D	39.90	40.10	40.30		
Е	33.80	34.30	34.80		
E1	21.70	21.90	22.10		
E2	12.10	12.30	12.50		
Ф	1.478	1.778	2.078		
e1	2.20	2.50	2.80		
Г	9.20	9.55	9.90		
L1		5.05 REF			
q	36.85	37.10	37.35		
S	3.519 REF				
ØΑ	2.95	3.20	3.45		

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative