

ON Semiconductor®

## FCH041N65F-F085

# N-Channel SuperFET II FRFET MOSFET **650 V, 76 A, 41 m**Ω


#### **Features**

- Typical  $R_{DS(on)}$  = 34 mΩ at  $V_{GS}$  = 10 V,  $I_D$  = 38 A
- $\blacksquare$  Typical  $Q_{g(tot)}$  = 234 nC at  $V_{GS}$  = 10V,  $I_D$  = 38 A
- UIS Capability
- Qualified to AEC Q101
- RoHS Compliant

#### **Description**

SuperFET® II MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. Consequently SuperFETII is very well suited for the Soft switching and Hard Switching topologies like High Voltage Full Bridge and Half Bridge DC-DC, Interleaved Boost PFC, Boost PFC for HEV-EV

SuperFET II FRFET® MOSFET's optimized body diode reverse recovery performance can remove additional component and improve system reliability.



## **Application**

- Automotive On Board Charger
- Automotive DC/DC converter for HEV



## **Maximum Ratings** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		Ratings	Units
$V_{DSS}$	Drain to Source Voltage		650	V
$V_{GS}$	Gate to Source Voltage		±20	V
		T <sub>C</sub> = 25°C	76	Α
$I_D$	Drain Current - Continuous (V <sub>GS</sub> =10) (Note 1)	T <sub>C</sub> = 25°C T <sub>C</sub> = 100°C	48	Α
	Pulsed Drain Current		See Fig 4	Α
E <sub>AS</sub>	Single Pulse Avalanche Rating	(Note 2)	2025	mJ
dv/dt	MOSFET dv/dt		100	1//20
uv/ut	Peak Diode Recovery dv/dt	(Note 3)	50	V/ns
ר	Power Dissipation		595	W
$P_D$	Derate Above 25°C		4.76	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature		-55 to + 150	°C
$R_{\theta JC}$	Maximum Thermal Resistance Junction to Case		0.21	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance Junction to Ambie	ent (Note 4)	40	°C/W

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FCH041N65F	FCH041N65F-F085	TO-247	-	-	30

#### Notes:

- 1: Current is limited by bondwire configuration.
- 2: Starting T<sub>J</sub> = 25°C, L = 18mH, I<sub>AS</sub> = 15A, V<sub>DD</sub> = 100V during inductor charging and V<sub>DD</sub> = 0V during time in avalanche. 3: I<sub>SD</sub> ≤ 38A, di/dt ≤ 200 A/us, V<sub>DD</sub> ≤ 380V, starting T<sub>J</sub> = 25°C.
- 4: R<sub>0,JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	rootoriotico					

#### **Off Characteristics**

B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V$	<sub>GS</sub> = 0V	650	-	-	V
1	Drain to Source Leakage Current	V <sub>DS</sub> =650V,	$T_J = 25^{\circ}C$	-	-	10	μΑ
IDSS	Diam to Source Leakage Current	$V_{GS} = 0V$	$T_J = 150^{\circ}C(Note 5)$	-	-	1	mA
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA

## **On Characteristics**

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D}$	= 250µA	3.0	-	5.0	V
r Drain to Sour	Drain to Source On Resistance	I <sub>D</sub> = 38A,	$T_{J} = 25^{\circ}C$	-	34	41	$m\Omega$
r <sub>DS(on)</sub>	TDS(on) Drain to Source on Resistance	$V_{GS} = 10V$	$T_J = 150^{\circ}C(Note 5)$	ı	80	96	$m\Omega$

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 05V V 0V	-	10200	13566	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz	-	10529	14004	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	227	-	pF
C <sub>oss(eff)</sub>	Effective Output Capacitance	$V_{DS}$ = 0V to 520V, $V_{GS}$ = 0V	-	843	-	pF
$R_g$	Gate Resistance	f = 1MHz	-	0.5	-	Ω
$Q_{g(ToT)}$	Total Gate Charge	V <sub>DD</sub> = 380V I <sub>D</sub> = 38A V <sub>GS</sub> = 10V	-	234	304	nC
Q <sub>g(th)</sub>	Threshold Gate Charge		-	17	22	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		-	50	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	- vgs 10v	-	90	-	nC

# **Switching Characteristics**


t <sub>on</sub>	Turn-On Time	$V_{DD}$ = 380V, $I_{D}$ = 38A, $V_{GS}$ = 10V, $R_{G}$ = 4.7 $\Omega$	-	94	207	ns
t <sub>d(on)</sub>	Turn-On Delay Time		-	55	1	ns
t <sub>r</sub>	Rise Time		-	39	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	183	-	ns
t <sub>f</sub>	Fall Time		-	8	-	ns
t <sub>off</sub>	Turn-Off Time		-	191	402	ns

## **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Voltage	I <sub>SD</sub> = 38A, V <sub>GS</sub> = 0V	-	-	1.2	V
T <sub>rr</sub>	Reverse Recovery Time	$I_F = 38A$ , $dI_{SD}/dt = 100A/\mu s$	-	235		ns
$Q_{rr}$	Reverse Recovery Charge	V <sub>DD</sub> = 480V	-	2.0	-	μС

#### Notes:

5: The maximum value is specified by design at  $T_J$  = 150°C. Product is not tested to this condition in production.



# **Typical Characteristics**




Figure 5. Forward Bias Safe Operating Area




Figure 6. Transfer Characteristics




Figure 7. Forward Diode Characteristics




Figure 8. Saturation Characteristics




Figure 9. Saturation Characteristics




Figure 10. R<sub>DSON</sub> vs. Gate Voltage

# **Typical Characteristics**




Figure 11. Normalized R<sub>DSON</sub> vs. Junction Temperature




Figure 12. Normalized Gate Threshold Voltage vs.
Temperature




Figure 13. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 14. Capacitance vs. Drain to Source Voltage




Figure 15. Gate Charge vs. Gate to Source Voltage




Figure 16. Eoss vs. Drain to Source Voltage




Figure 17. Gate Charge Test Circuit & Waveform




Figure 18. Resistive Switching Test Circuit & Waveforms






Figure 19. Unclamped Inductive Switching Test Circuit & Waveforms



TO-247-3LD CASE 340CK ISSUE O



### NOTES: UNLESS OTHERWISE SPECIFIED.

- A. PACKAGE REFERENCE: JEDEC TO-247, ISSUE E, VARIATION AB, DATED JUNE, 2004.
- B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- C. ALL DIMENSIONS ARE IN MILLIMETERS.
- D. DRAWING CONFORMS TO ASME Y14.5 1994

DOES NOT COMPLY JEDEC STANDARD VALUE

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative