# Product Preview **Power MOSFET, N-Channel, SUPERFET<sup>®</sup> III, Easy-Drive**

## 650 V, 4.5 A, 900 m $\Omega$

#### Description

SUPERFET III MOSFET is ON Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provides superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET Easy-drive series helps manage EMI issues and allows for easier design implementation.

#### Features

- 700 V @  $T_J = 150^{\circ}C$
- Typ.  $R_{DS(on)} = 647 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ.  $Q_g = 7 \text{ nC}$ )
- Low Effective Output Capacitance (Typ. Coss(eff.) = 105 pF)
- ESD Improved Capability
- 100% Avalanche Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### Applications


- Computing / Display Power Supplies
- Telecom / Server Power Supplies
- Industrial Power Supplies
- Lighting / Charger / Adapter



## **ON Semiconductor®**


#### www.onsemi.com

V <sub>DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
650 V	900 mΩ @ 10 V	4.5 A





### MARKING DIAGRAM



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

Symbol	Parameter	FCU900N65S3Z	Unit	
V <sub>DSS</sub>	Drain to Source Voltage		650	V
V <sub>GSS</sub>	Gate to Source Voltage	– DC	±25	V
		– AC (f > 1 Hz)	±25	V
Ι <sub>D</sub>	Drain Current:	– Continuous (T <sub>C</sub> = 25°C)	4.5	А
		– Continuous (T <sub>C</sub> = 100°C)	2.0	
I <sub>DM</sub>	Drain Current:	– Pulsed (Note 1)		А
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)		TBD	mJ
I <sub>AS</sub>	Avalanche Current (Note 2)		TBD	А
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)		TBD	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Note 3)		20	
P <sub>D</sub>	Power Dissipation	(T <sub>C</sub> = 25°C)	38	W
		Derate Above 25°C	0.30	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C
ΤL	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 seconds		300	°C

#### ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C, Unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Repetitive rating: pulse-width limited by maximum junction temperature. 2.  $I_{AS} = TBD A$ ,  $R_G = 25 \Omega$ , starting  $T_J = 25^{\circ}C$ . 3.  $I_{SD} \le 1.75 A$ , di/dt  $\le 200 A/\mu s$ ,  $V_{DD} \le 400 V$ , starting  $T_J = 25^{\circ}C$ .

#### THERMAL CHARACTERISTICS

Symbol	Parameter	FCU900N65S3Z	Unit
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case, Max.	3.1	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient, Max.	62.5	

#### PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Marking	Package	Packing Method	Reel Size	Tape Width	Quantity
FCU900N65S3Z	FCU900N65S3Z	IPAK	Tube	N/A	N/A	75 Units

### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS	-	•		•	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 1 \text{ mA}, \text{ T}_{J} = 25^{\circ}\text{C}$	650	-	-	V
		$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 1 \text{ mA}, \text{ T}_{J} = 150^{\circ}\text{C}$	700	-	-	V
$\Delta \text{BV}_{\text{DSS}} / \Delta \text{T}_{\text{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = 1$ mA, Referenced to $25^{\circ}C$	-	0.64	-	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 650 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	1	μΑ
		$V_{DS} = 520 \text{ V}, \text{ T}_{C} = 125^{\circ}\text{C}$	-	0.2	-	
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±10	μA
ON CHARACTE	RISTICS					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 50 \ \mu A$	2.5	-	4.5	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS}$ = 10 V, I <sub>D</sub> = 2.25 A	-	647	900	mΩ
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 2.25 A	-	2.7	-	S
YNAMIC CHA	RACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	424	-	pF
Coss	Output Capacitance		-	9.0	-	pF
Coss(eff.)	Effective Output Capacitance	$V_{DS} = 0 V$ to 400 V, $V_{GS} = 0 V$	-	105	-	pF
Coss(er.)	Energy Related Output Capacitance	$V_{DS} = 0 V$ to 400 V, $V_{GS} = 0 V$	-	13.5	-	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10 V	$V_{DS} = 400 \text{ V}, I_D = 2.25 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4)	-	7.0	-	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		-	2.0	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge		-	4.0	-	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	TBD	-	Ω
WITCHING CH	IARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	$\begin{array}{l} {\sf V}_{DD} = 400 \; {\sf V}, \; {\sf I}_{D} = 2.25 \; {\sf A}, \\ {\sf V}_{GS} = 10 \; {\sf V}, \; {\sf R}_{g} = 4.7 \; \Omega \\ ({\sf Note} \; 4) \end{array}$	-	5.0	-	ns
t <sub>r</sub>	Turn-On Rise Time		-	6.0	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	21	-	ns
t <sub>f</sub>	Turn-Off Fall Time		-	2.0	-	ns
OURCE-DRAI	N DIODE CHARACTERISTICS					
ا <sub>S</sub>	Maximum Continuous Source to Drain Diode Forward Current			-	4.5	А
I <sub>SM</sub>	Maximum Pulsed Source to Drain Diode Forward Current		-	- 1	11.3	А
$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{SD} = 2.25 \text{ A}$	-	-	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 V, I_{SD} = 2.25 A,$	-	204	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	dl <sub>F</sub> /dt = 100 A/μs	-	1.2	-	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.4. Essentially independent of operating temperature typical characteristics.




Figure 1. Gate Charge Test Circuit & Waveform




Figure 2. Resistive Switching Test Circuit & Waveforms




Figure 3. Unclamped Inductive Switching Test Circuit & Waveforms







Figure 4. Peak Diode Recovery dv/dt Test Circuit & Waveforms

### PACKAGE DIMENSIONS







NOTES: UNLESS OTHERWISE SPECIFIED

- A) ALL DIMENSIONS ARE IN MILLIMETERS.
- B) PACKAGE BODY REFERENCE: JEDEC, TO-251, ISSUE D, VARIATION AA, DATED JUNE 2002.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- D) HEAT SINK TOP EDGE COULD BE IN CHAMFERED CORNERS OR EDGE PROTRUSION.

## SUPERFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor roducts, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and is officers, employees or use ON Semiconductor products harmers, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative A

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

 $\diamond$