

FDG6317NZ

MOSFET – Dual, N-Channel, POWERTRENCH®

20 V, 2.1 A, 550 mΩ

General Description

This dual N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized use in small switching regulators, providing an extremely low $R_{DS(ON)}$ and gate charge (QG) in a small package.

Features

- 0.7 A, 20 V
 - ♦ $R_{DS(ON)} = 400\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$
 - ♦ $R_{DS(ON)} = 550\text{ m}\Omega @ V_{GS} = 2.5\text{ V}$
- Gate-Source Zener for ESD ruggedness
- Low Gate Charge
- High Performance Trench Technology for Extremely Low $R_{DS(ON)}$
- Compact Industry Standard SC70-6 Surface Mount Package
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC/DC Converter
- Power Management
- Load Switch

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain-Source Voltage	20	V
V_{GSS}	Gate-Source Voltage	± 12	V
I_D	Drain Current: Continuous (Note1) Pulsed	0.7 2.1	A
P_D	Power Dissipation for Single Operation	0.3	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	FDG6317NZ	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, (Note 1)	415	$^\circ\text{C/W}$



1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. $R_{\theta JA} = 415^\circ\text{C/W}$ when mounted on a minimum pad.



ON Semiconductor®


www.onsemi.com

V_{DSS}	$R_{DS(ON)}\text{ MAX}$	$I_D\text{ MAX}$
20 V	550 mΩ	2.1 A



SC70-6
CASE 419B

MARKING DIAGRAM



&Y = Data Code
&.67&G = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

FDG6317NZ

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Reel Size	Tape Width	Quantity
.67	FDG6317NZ	7"	8 mm	3000 units

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
--------	-----------	-----------------	------	------	------	------

OFF CHARACTERISTICS

BV _{DSS}	Drain to Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	20	–	–	V
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	–	13	–	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 16 V, V _{GS} = 0 V	–	–	1	μA
I _{GSS}	Gate–Body Leakage	V _{GS} = ±12 V, V _{DS} = 0 V	–	–	±10	μA
I _{GSS}	Gate–Body Leakage	V _{GS} = ±4.5 V, V _{DS} = 0 V	–	–	±1	μA

ON CHARACTERISTICS

V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	0.6	1.2	1.5	V
ΔV _{GS(th)} /ΔT _J	Gate Threshold Voltage Temperature Coefficient	I _D = –250 μA, Referenced to 25°C	–	–2	–	mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	V _{GS} = 4.5 V, I _D = 0.7 A V _{GS} = 2.5 V, I _D = 0.6 A V _{GS} = 4.5 V, I _D = 0.7 A, T _J = 125°C		300 450 390	400 550 560	mΩ
I _{D(on)}	On–State Drain Current	V _{GS} = 10 V, V _{DS} = 0 V	1			A
g _{FS}	Forward Transconductance	V _{DS} = 20 V, I _D = 5 A	–	1.8	–	S

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V _{DS} = 10 V, V _{GS} = 0 V, f = 1.0 MHz	–	66.5	–	pF
C _{oss}	Output Capacitance		–	19	–	pF
C _{rss(eff.)}	Reverse Transfer Capacitance		–	10	–	pF
R _G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz	–	5.8	–	Ω

SWITCHING CHARACTERISTICS

t _{d(on)}	Turn-On Delay Time	V _{DD} = 10 V, I _D = 1 A, V _{GS} = 4.5 V, R _{GEN} = 6 Ω	–	5.5	11	ns
t _r	Turn-On Rise Time		–	7	15	ns
t _{d(off)}	Turn-Off Delay Time		–	7.5	15	ns
t _f	Turn-Off Fall Time		–	2.5	5	ns
Q _g	Total Gate Charge	V _{DS} = 10 V, I _D = 0.7 A, V _{GS} = 4.5 V,		0.76	1.1	nC
Q _{gs}	Gate–Source Charge			0.18		nC
Q _{gd}	Gate–Drain Charge			0.20		nC

DRAIN–SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

I _S	Maximum Continuous Source to Drain Diode Forward Current		–	–	0.25	A
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 0.25 A (Note 2)	–	0.8	1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = 0.7 A, dI _F /dt = 100 A/μs	–	8.3	–	nS
Q _{rr}	Diode Reverse Recovery Charge		–	1.2	–	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

FDG6317NZ

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



1
SCALE 2:1


SC-88/SC70-6/SOT-363
CASE 419B-02
ISSUE Y

DATE 11 DEC 2012




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
 4. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
 5. DATUMS A AND B ARE DETERMINED AT DATUM H.
 6. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
 7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	---	---	1.10	---	---	0.043
A1	0.00	---	0.10	0.000	---	0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
C	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
e	0.65 BSC			0.026 BSC		
L	0.26	0.36	0.46	0.010	0.014	0.018
L2	0.15 BSC			0.006 BSC		
aaa	0.15			0.006		
bbb	0.30			0.012		
ccc	0.10			0.004		
ddd	0.10			0.004		



GENERIC MARKING DIAGRAM*




- XXX = Specific Device Code
- M = Date Code*
- = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
STATUS:	ON SEMICONDUCTOR STANDARD	
NEW STANDARD:		
DESCRIPTION:	SC-88/SC70-6/SOT-363	PAGE 1 OF 3

SC-88/SC70-6/SOT-363
CASE 419B-02
ISSUE Y


DATE 11 DEC 2012

- | | | | | | |
|---|---|--|--|--|--|
| <p>STYLE 1:
 PIN 1. EMITTER 2
 2. BASE 2
 3. COLLECTOR 1
 4. EMITTER 1
 5. BASE 1
 6. COLLECTOR 2</p> | <p>STYLE 2:
 CANCELLED</p> | <p>STYLE 3:
 CANCELLED</p> | <p>STYLE 4:
 PIN 1. CATHODE
 2. CATHODE
 3. COLLECTOR
 4. EMITTER
 5. BASE
 6. ANODE</p> | <p>STYLE 5:
 PIN 1. ANODE
 2. ANODE
 3. COLLECTOR
 4. EMITTER
 5. BASE
 6. CATHODE</p> | <p>STYLE 6:
 PIN 1. ANODE 2
 2. N/C
 3. CATHODE 1
 4. ANODE 1
 5. N/C
 6. CATHODE 2</p> |
| <p>STYLE 7:
 PIN 1. SOURCE 2
 2. DRAIN 2
 3. GATE 1
 4. SOURCE 1
 5. DRAIN 1
 6. GATE 2</p> | <p>STYLE 8:
 CANCELLED</p> | <p>STYLE 9:
 PIN 1. EMITTER 2
 2. EMITTER 1
 3. COLLECTOR 1
 4. BASE 1
 5. BASE 2
 6. COLLECTOR 2</p> | <p>STYLE 10:
 PIN 1. SOURCE 2
 2. SOURCE 1
 3. GATE 1
 4. DRAIN 1
 5. DRAIN 2
 6. GATE 2</p> | <p>STYLE 11:
 PIN 1. CATHODE 2
 2. CATHODE 2
 3. ANODE 1
 4. CATHODE 1
 5. CATHODE 1
 6. ANODE 2</p> | <p>STYLE 12:
 PIN 1. ANODE 2
 2. ANODE 2
 3. CATHODE 1
 4. ANODE 1
 5. ANODE 1
 6. CATHODE 2</p> |
| <p>STYLE 13:
 PIN 1. ANODE
 2. N/C
 3. COLLECTOR
 4. EMITTER
 5. BASE
 6. CATHODE</p> | <p>STYLE 14:
 PIN 1. VREF
 2. GND
 3. GND
 4. IOUT
 5. VEN
 6. VCC</p> | <p>STYLE 15:
 PIN 1. ANODE 1
 2. ANODE 2
 3. ANODE 3
 4. CATHODE 3
 5. CATHODE 2
 6. CATHODE 1</p> | <p>STYLE 16:
 PIN 1. BASE 1
 2. EMITTER 2
 3. COLLECTOR 2
 4. BASE 2
 5. EMITTER 1
 6. COLLECTOR 1</p> | <p>STYLE 17:
 PIN 1. BASE 1
 2. EMITTER 1
 3. COLLECTOR 2
 4. BASE 2
 5. EMITTER 2
 6. COLLECTOR 1</p> | <p>STYLE 18:
 PIN 1. VIN1
 2. VCC
 3. VOUT2
 4. VIN2
 5. GND
 6. VOUT1</p> |
| <p>STYLE 19:
 PIN 1. IOUT
 2. GND
 3. GND
 4. V CC
 5. V EN
 6. V REF</p> | <p>STYLE 20:
 PIN 1. COLLECTOR
 2. COLLECTOR
 3. BASE
 4. EMITTER
 5. COLLECTOR
 6. COLLECTOR</p> | <p>STYLE 21:
 PIN 1. ANODE 1
 2. N/C
 3. ANODE 2
 4. CATHODE 2
 5. N/C
 6. CATHODE 1</p> | <p>STYLE 22:
 PIN 1. D1 (i)
 2. GND
 3. D2 (j)
 4. D2 (c)
 5. VBUS
 6. D1 (c)</p> | <p>STYLE 23:
 PIN 1. Vn
 2. CH1
 3. Vp
 4. N/C
 5. CH2
 6. N/C</p> | <p>STYLE 24:
 PIN 1. CATHODE
 2. ANODE
 3. CATHODE
 4. CATHODE
 5. CATHODE
 6. CATHODE</p> |
| <p>STYLE 25:
 PIN 1. BASE 1
 2. CATHODE
 3. COLLECTOR 2
 4. BASE 2
 5. EMITTER
 6. COLLECTOR 1</p> | <p>STYLE 26:
 PIN 1. SOURCE 1
 2. GATE 1
 3. DRAIN 2
 4. SOURCE 2
 5. GATE 2
 6. DRAIN 1</p> | <p>STYLE 27:
 PIN 1. BASE 2
 2. BASE 1
 3. COLLECTOR 1
 4. EMITTER 1
 5. EMITTER 2
 6. COLLECTOR 2</p> | <p>STYLE 28:
 PIN 1. DRAIN
 2. DRAIN
 3. GATE
 4. SOURCE
 5. DRAIN
 6. DRAIN</p> | <p>STYLE 29:
 PIN 1. ANODE
 2. ANODE
 3. COLLECTOR
 4. EMITTER
 5. BASE/ANODE
 6. CATHODE</p> | <p>STYLE 30:
 PIN 1. SOURCE 1
 2. DRAIN 2
 3. DRAIN 2
 4. SOURCE 2
 5. GATE 1
 6. DRAIN 1</p> |

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
STATUS:	ON SEMICONDUCTOR STANDARD	
NEW STANDARD:		
DESCRIPTION:	SC-88/SC-70/SOT-363	PAGE 2 OF 3



ISSUE	REVISION	DATE
H	REVISION TO CHANGE LEGAL OWNER OF DOCUMENT FROM MOTOROLA TO ON SEMICONDUCTOR. DELETED DIM "V" WAS 0.3 MM-0.4 MM/0.012-0.016 IN. REQ BY G KWONG	14 JUN 01
J	ADDED STYLE 20. REQ BY M. ATANOVICH.	11 OCT 01
K	UPDATED STYLE 15 WAS PIN 1, 2 AND 3: ANODE. PIN 4, 5, AND 6 CATHODE. ADDED STYLE 21. REQ BY M. ATANOVICH	03 APR 02
L	ADDED STYLE 22. REQ BY S. CHANG	25 OCT 02
M	ADDED STYLE 23. REQ BY B. BLACKMON	04 DEC 02
N	ADDED STYLE 24. REQ BY B. BLACKMON	09 JAN 03
P	ADDED STYLE 25. REQ BY S. CHANG	09 MAY 03
R	REMOVED THE "1" AFTER EMITTER. REQ BY S. CHANG	03 JUN 03
S	ADDED STYLE 26. REQ BY A. BINEYARD	18 AUG 03
T	ADDED STYLE 27. REQ. BY M. SWEADOR	23 OCT 2003
U	ADDED STYLES 28 AND 29. REQ. BY A. BINEYARD AND S. BACHMAN	22 JAN 2004
V	ADDED NOM VALUES AND CHANGED DIMS TO INDUSTRY STANDARD. REQ. BY D. TRUHITTE	31 JAN 2005
W	ADDED STYLE 30. REQ. BY L. DELUCA.	26 JAN 2006
Y	UPDATED & REDREW TO JEDEC STANDARDS. REQ. BY D. TRUHITTE.	11 DEC 2012

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative