

ON Semiconductor®

# FDMC0225-P

# N-Channel Power Trench<sup>®</sup> MOSFET 30 V, 13.3 A, 8.5 m $\Omega$

#### **Features**

- Max  $r_{DS(on)}$  = 8.5 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 13.3 A
- Max  $r_{DS(on)}$  = 11.5 m $\Omega$  at  $V_{GS}$  = 4.5 V,  $I_{D}$  = 10.6 A
- High performance technology for extremely low r<sub>DS(on)</sub>
- Termination is Lead-free and RoHS Compliant




#### **General Description**

This N-Channel MOSFET is produced using ON Semiconductor's advanced Power Trench® process that has been especially tailored to minimize the on-state resistance. This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

# **Application**

- DC DC Buck Converters
- Notebook battery power management
- Load switch in Notebook



# MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Paramet	ter		Ratings	Units
$V_{DS}$	Drain to Source Voltage			30	V
$V_{GS}$	Gate to Source Voltage			±20	V
	Drain Current -Continuous	T <sub>C</sub> = 25 °C		16	
I <sub>D</sub>	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	13.3	Α
	-Pulsed			40	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	58	mJ
В	Power Dissipation	T <sub>C</sub> = 25 °C		29	W
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.3	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperate	ure Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	4.3	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC0225	FDMC0225-P	MLP 3.3x3.3	13 "	12 mm	3000 units

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	octeristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25 °C		16		mV/°C
I	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			1	μА
IDSS	Zelo Gate Voltage Dialii Current	T <sub>J</sub> = 125 °C			250	μΛ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA

#### **On Characteristics**

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.2	1.9	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, referenced to 25 °C		-6		mV/°C
	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13.3 A		7.2	8.5	
r <sub>DS(on)</sub>		$V_{GS} = 4.5 \text{ V}, I_D = 10.6 \text{ A}$		9.5	11.5	mΩ
, ,		$V_{GS} = 10 \text{ V}, I_D = 13.3 \text{ A}, T_J = 125 \text{ °C}$		9.5	12.0	
g <sub>FS</sub>	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 13.3 A		60		S

#### **Dynamic Characteristics**

-					
C <sub>iss</sub>	Input Capacitance	\\ -45\\\\ -0\\	1260	1680	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	480	635	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 1011 12	65	100	pF
R <sub>a</sub>	Gate Resistance		0.9	2.4	Ω


#### **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		9	18	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 13.3 A,	4	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	21	33	ns
t <sub>f</sub>	Fall Time		3	10	ns
0	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	21	29	nC
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 15 \text{ V}$	10	14	nC
Q <sub>gs</sub>	Total Gate Charge	I <sub>D</sub> = 13.3 A	5		nC
$Q_{gd}$	Gate to Drain "Miller" Charge		3		nC

### **Drain-Source Diode Characteristics**

$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 13.3 A (Note 2)	0.86	1.2	V
	Source to Drain Diode Torward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 1.9 \text{ A}$ (Note 2)	0.75	1.2	
t <sub>rr</sub>	Reverse Recovery Time	-I <sub>E</sub> = 13.3 A, di/dt = 100 A/μs	24	38	ns
Q <sub>rr</sub>	Reverse Recovery Charge	-1 <sub>F</sub> = 13.3 A, α//αt = 100 A/μs	7	14	nC

<sup>1.</sup>  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 53 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b.125 °C/W when mounted on a minimum pad of 2 oz copper

- 2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0 %.
- 3. E $_{AS}$  of 58 mJ is based on starting T $_{J}$  = 25  $^{o}$ C, L = 1 mH, I $_{AS}$  = 10.8 A, V $_{DD}$  = 27 V, V $_{GS}$  = 10 V.

# Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs.Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation










Figure 13. Transient Thermal Response Curve

## **Dimensional Outline and Pad Layout**









RECOMMENDED LAND PATTERN

#### NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP08Srev3.

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, spe-cifically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative