## Product Preview

## Dual N-Channel Logic Level PowerTrench<sup>®</sup> MOSFET

## 40 V, 8.2 mΩ, 12 A

#### Features

- Typical  $R_{DS(on)} = 6.3 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Typical  $Q_{g(tot)} = 15 \text{ nC}$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 12 \text{ A}$
- UIS Capability
- These Devices are Pb-Free and are RoHS Compliant

#### Applications

- Battery Protection
- Load Switching
- Point of Load

### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		V <sub>DSS</sub>	40	V
Gate-to-Source Voltage	V <sub>GS</sub>	±12	V	
Continuous Drain Current (V <sub>GS</sub> = 10) (Note 1)	T <sub>C</sub> = 25°C	Ι <sub>D</sub>	12	A
Pulsed Drain Current	$T_{C} = 25^{\circ}C$	I <sub>D</sub>	See Figure 4	А
Single Pulse Avalanche En	E <sub>AS</sub>	21.6	mJ	
Power Dissipation	PD	11.4	W	
Derate Above 25°C		0.1	W/°C	
Operating and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Thermal Resistance, Junct	$R_{\theta JC}$	13	°C/W	
Maximum Thermal Resista Junction-to-Ambient (Note	$R_{\theta JA}$	65	°C/W	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Current is limited by bondwire configuration.
- 2. Starting  $T_J = 25^{\circ}$ C,  $\dot{L} = 0.3$  mH,  $I_{AS} = 12$  A,  $V_{DD} = 40$  V during inductor charging and  $V_{DD} = 0$  V during time in avalanche.
- 3. R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design, while R<sub>0JA</sub> is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2 oz copper.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




## **ON Semiconductor®**

www.onsemi.com



POWER 33 CASE 511DG



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 7 of this data sheet.

### FI FCTRICAL CHARACTERISTICS (T = 25°C unless otherwise specified)


Symbol	Parameter	Test Cond	dition	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS						
B <sub>VDSS</sub>	Drain-to-Source Breakdown Voltage	$V_{GS}$ = 0 V, $I_{D}$ = 250 $\mu$ A		40	-	-	V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	$T_J = 25^{\circ}C$	-	-	1	μA
			T <sub>J</sub> = 150°C (Note 4)	-	-	0.2	mA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±12 V		-	-	±100	nA
ON CHARA	ACTERISTICS						
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \ \mu A$		1	1.8	3	V
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	I <sub>D</sub> = 10 A, V <sub>GS</sub> = 4.5 V		-	8.9	11.5	mΩ
		I <sub>D</sub> = 12 A,	$T_J = 25^{\circ}C$	-	6.3	8.0	-
		V <sub>GS</sub> = 10 V	T <sub>J</sub> = 150°C (Note 4)	-	10.2	13.0	
DYNAMIC	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{GS}$ = 0 V, f = 1 MHz, $V_{DS}$ = 20 V		-	984	-	pF
C <sub>oss</sub>	Output Capacitance			-	315	-	
C <sub>rss</sub>	Reverse Transfer Capacitance			-	18	-	
Rg	Gate Resistance	V <sub>GS</sub> = 0.5 V, f = 1 MHz		-	1.1	-	Ω
Q <sub>g(ToT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 to 10 V	V <sub>DD</sub> = 32 V,	-	15	22	nC
Q <sub>g(th)</sub>	Threshold Gate Charge	V <sub>GS</sub> = 0 to 1 V	I <sub>D</sub> = 12 A	_	0.9	-	
Q <sub>gs</sub>	Gate-to-Source Gate Charge			-	2.6	-	
Q <sub>gd</sub>	Gate-to-Drain "Miller" Charge			_	2.1	-	
SWITCHIN	G CHARACTERISTICS						
t <sub>on</sub>	Turn–On Time			-	-	13	ns
t <sub>d(on)</sub>	Turn-On Delay	1		-	7	-	
t <sub>r</sub>	Rise Time	$V_{DD}$ = 20 V, $V_{GS}$ = 10 V, $I_{D}$ = 12 A, $R_{GEN}$ = 6 $\Omega$		-	2	-	-
t <sub>d(off)</sub>	Turn-Off Delay			-	17	-	
t <sub>f</sub>	Fall Time			-	2	-	
t <sub>off</sub>	Turn-Off Time			-	-	28	
DRAIN-SO	URCE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Source-to-Drain Diode Voltage	$I_{SD}$ = 12 A, $V_{GS}$ = 0 V		-	-	1.2	V
		I <sub>SD</sub> = 6 A, V <sub>C</sub>	as = 0 V	-	-	1.1	
t <sub>rr</sub>	Reverse-Recovery Time	$V_{DD}$ = 32 V, I <sub>F</sub> = 12 A, dI <sub>SD</sub> /dt = 100 A/µs		-	32	48	ns
Q <sub>rr</sub>	Reverse-Recovery Charge			_	16	24	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. The maximum value is specified by design at  $T_J = 150^{\circ}$ C. Product is not tested to this condition in production.


Reverse-Recovery Charge

 $Q_{rr}$ 

#### **TYPICAL CHARACTERISTICS**







CURRENT LIMITED BY SILICON

V<sub>GS</sub> = 10V

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

#### **TYPICAL CHARACTERISTICS**




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Saturation Characteristics



NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 10. Saturation Characteristics

#### **TYPICAL CHARACTERISTICS**




Figure 11. R<sub>DS(on)</sub> vs. Gate Voltage




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Capacitance vs. Drain-to-Source Voltage




Figure 12. Normalized R<sub>DS(on)</sub> vs. Junction Temperature




Figure 14. Normalized Drain-to-Source Breakdown Voltage vs. Junction Temperature






Figure 16. Gate Charge vs. Gate-to-Source Voltage


#### PACKAGE DIMENSIONS

WDFN8 3x3, 0.65P CASE 511DG ISSUE O






#### **RECOMMENDED LAND PATTERN**







NOTES:

A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229.

**B. DIMENSIONS ARE IN MILLIMETERS.** 

C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Marking	Package	Reel Size	Tape Width	Quantity
FDMC9430L	FDMC9430L	Power 33	13″	12 mm	3000 Units

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Order Literature: http://www.onsemi.com/orderlit Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

For additional information, please contact your local

Sales Representative