# MOSFET, N-Channel, POWERTRENCH®

Q1: 30 V, 66 A, 4 m $\Omega$  Q2: 30 V, 42 A, 5.5 m $\Omega$ 



#### **General Description**

This devices utilizes two optimized N-ch FETs in a dual 3.3 x 5 mm thermally enhanced power package. The HS Source and LS drain are internally connected providing a low source inductance package, helping to provide the best FOM.

#### **Features**

Q1: N-Channel

- Max  $r_{DS(on)} = 4 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 19 \text{ A}$
- Max  $r_{DS(on)} = 5 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 17 \text{ A}$
- Max  $r_{DS(on)} = 6.5 \text{ m}\Omega$  at  $V_{GS} = 3.8 \text{ V}$ ,  $I_D = 15 \text{ A}$
- Max  $r_{DS(on)}$  = 8.3 m $\Omega$  at  $V_{GS}$  = 3.5 V,  $I_D$  = 14 A Q2: N–Channel
- Max  $r_{DS(on)} = 5.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 17 \text{ A}$
- Max  $r_{DS(on)} = 6.5 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 15 \text{ A}$
- Max  $r_{DS(on)} = 9 \text{ m}\Omega$  at  $V_{GS} = 3.8 \text{ V}$ ,  $I_D = 13 \text{ A}$
- Max  $r_{DS(on)} = 12 \text{ m}\Omega$  at  $V_{GS} = 3.5 \text{ V}$ ,  $I_D = 12 \text{ A}$
- Ideal for Flexible Layout in Primary Side of Bridge Topology
- 100% UIL Tested
- Kelvin High Side MOSFET Drive Pin-out Capability
- This Device is Pb–Free and is RoHS Compliant


#### **Applications**


- Computing
- Buck, Boost and Buck/Boost Applications
- General Purpose POL



#### ON Semiconductor®

#### www.onsemi.com





Power 3.3 x 5

PQFN12 3.3X5, 0.65P CASE 483BN

#### **MARKING DIAGRAM**

\$Y&Z&3&K 8900

\$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&3	= Numeric Date Code
&K	= Lot Code
8900	= Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C, Unless otherwise noted)

Symbol		Para	ameter		Q1	Q2	Units
VDS	Drain to Source	Voltage			30	30	V
Vgs	Gate to Source \	/oltage			±12	±12	V
I <sub>D</sub>	Drain Current	-Continuous	$T_C = 25^{\circ}C$	(Note 5)	66	42	А
		-Continuous	T <sub>C</sub> = 100°C	(Note 5)	42	26	
		-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	19	17	
		-Pulsed		(Note 4)	280	210	
Eas	Single Pulse Ava	alanche Energy		(Note 3)	73	54	mJ
P <sub>D</sub>	Power Dissipation	on	T <sub>C</sub> = 25°C		27	15	W
· U	Power Dissipation	on	T <sub>A</sub> = 25°C	(Note 1a)	2	2.1	<b>-</b> ''
TJ, TSTG	Operating and S	torage Junction Tem	perature Range		–55 t	o +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Ratings	Unit
RеJC	Thermal Resistance, Junction to Case	4.7	8.4	0000
RθJA	Thermal Resistance, Junction to Ambient (Note 1a)	6	0	°C/W

#### PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Shipping <sup>†</sup>
8900	FDMD8900	PQFN12 3.3x5, 0.65P (Pb-Free)	3000 units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)


Symbol	Parameter	Test Co	onditions	Туре	Min.	Тур.	Max.	Units
OFF CHAR	RACTERISTICS							
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V_{D} = 250 \mu A, V_{GS} = 0 V_{D}$		Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, reference $I_D$ = 250 μA, reference		Q1 Q2	14 13			mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V		Q1 Q2			1 1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0$ $V_{GS} = \pm 12 \text{ V}, V_{DS} = 0$	V V	Q1 Q2			±100 ±100	nA
N CHAR	ACTERISTICS							
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu$ $V_{GS} = V_{DS}, I_{D} = 250 \mu$	A A	Q1 Q2	0.8 1	1.3 1.4	2.5 2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250$ mA, referenc $I_D = 250$ mA, referenc		Q1 Q2		-4 -4		mV/°C
r <sub>DS(on)</sub>	Drain to Source On Resistance	$\begin{array}{c} V_{GS} = 10 \text{ V, } I_{D} = 19 \text{ A} \\ V_{GS} = 4.5 \text{ V, } I_{D} = 17 \text{ A} \\ V_{GS} = 3.8 \text{ V, } I_{D} = 15 \text{ A} \\ V_{GS} = 3.5 \text{ V, } I_{D} = 14 \text{ A} \\ V_{GS} = 10 \text{ V, } I_{D} = 19 \text{ A,} \end{array}$		Q1		3.4 4 4.3 4.6 4.6	4 5 6.5 8.3 6	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 17 A V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A V <sub>GS</sub> = 3.8 V, I <sub>D</sub> = 13 A V <sub>GS</sub> = 3.5 V, I <sub>D</sub> = 12 A V <sub>GS</sub> = 10 V, I <sub>D</sub> = 17 A		Q2		4.5 5.4 6 6.6 5.8	5.5 6.5 9 12 6.9	
9FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 19 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 17 \text{ A}$		Q1 Q2		86 80		S
YNAMIC	CHARACTERISTICS			•	•	•	•	•
C <sub>iss</sub>	Input Capacitance	Q1: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V	, f = 1 MHz	Q1 Q2		1735 1210	2605 1815	pF
C <sub>oss</sub>	Output Capacitance	Q2: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V	/, f = 1 MHz	Q1 Q2		462 356	695 535	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			Q1 Q2		47 52	75 80	pF
$R_g$	Gate Resistance			Q1 Q2		0.8 1.9		W
WITCHIN	G CHARACTERISTICS							
t <sub>d(on)</sub>	Turn-On Delay Time	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 19 A,	$R_{GEN} = 6 \Omega$	Q1 Q2		8.7 7.1	17 14	ns
t <sub>r</sub>	Rise Time	Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 17 A,	$R_{GEN} = 6 \Omega$	Q1 Q2		2.3 2	10 10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			Q1 Q2		25 22	40 35	ns
t <sub>f</sub>	Fall Time			Q1 Q2		2.4 2.3	10 10	ns
		i e	Q1:	Q1 Q2		25 19	35 27	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$	$V_{DD} = 15 \text{ V}, I_{D} = 19 \text{ A}$	QZ			I	
	Total Gate Charge  Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$	Q2:	Q1 Q2		12 8.8	17 12	nC
Qg	-		1	Q1		12	17	nC nC

#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Туре	Min.	Тур.	Max.	Units
DRAIN-SO	DRAIN-SOURCE DIODE CHARACTERISTICS T <sub>J</sub> = 25°C unless otherwise noted.						
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_{S} = 19 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V, } I_{S} = 17 \text{ A}$ (Note 2)	Q1 Q2		0.8 0.8	1.2 1.2	V
trr	Reverse Recovery Time	Q1: $I_F = 19 \text{ A}, \Delta i/\Delta t = 100 \text{ A/ms}$	Q1 Q2		26 22	42 35	ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2: $I_F = 17 \text{ A}, \Delta i/\Delta t = 100 \text{ A/ms}$	Q1 Q2		10 7.8	20 16	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 60 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 130 °C/W when mounted on a minimum pad of 2 oz copper

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.</li>
   Q1: E<sub>AS</sub> of 73 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 7 A, V<sub>DD</sub> = 30 V, V<sub>GS</sub> = 10 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 25 A. Q2: E<sub>AS</sub> of 54 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 6 A, V<sub>DD</sub> = 30 V, V<sub>GS</sub> = 10 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 20 A.
   Pulse Id refers to Figure "Forward Bias Safe Operation Area".
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

# TYPICAL CHARACTERISTICS (Q1 N–CHANNEL) $T_J = 25$ °C unless otherwise noted.




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On Resistance vs. Gate to Source Voltage





Figure 5. Transfer Characteristics



V<sub>SD</sub>, Body Diode Forward Voltage (V)

Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

# TYPICAL CHARACTERISTICS (Q1 N–CHANNEL) $T_J = 25$ °C unless otherwise noted.




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (Q1 N–CHANNEL) $T_J = 25$ °C unless otherwise noted.




Figure 13. Junction-to-Case Transient Thermal Response Curve

# TYPICAL CHARACTERISTICS (Q2 N–CHANNEL) $T_J = 25$ °C unless otherwise noted.




Figure 14. On-Region Characteristics




Figure 16. Normalized On–Resistance vs. Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 17. On Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

# TYPICAL CHARACTERISTICS (Q2 N–CHANNEL) $T_J = 25$ °C unless otherwise noted.




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability





Figure 24. Forward Bias Safe Operating Area



V<sub>DS</sub>, Drain to Source Voltage (A)

Figure 21. Capacitance vs. Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (Q2 N–CHANNEL) $T_J = 25$ °C unless otherwise noted.




Figure 26. Junction -to-Case Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

#### PQFN12 3.3X5, 0.65P CASE 483BN ISSUE O

**DATE 30 SEP 2016** 


-0.65

12

0.43

4.70 5.10 0.79 (12X)

0.72



NOTES: UNLESS OTHERWISE SPECIFIED

- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229 DATED 8/2012
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.

0.80 0.70		
// 0.10 C		
<u>+</u>		
△ 0.08 C		C
0.25 0.15	0.05 0.00	SEATING
	DETAIL 'A'	PLANE
	SCALE: 2:1	

**BOTTOM VIEW** 

0.53

0.65

DESCRIPTION	PQFN12 3.3X5, 0.65P		PAGE 1 OF 2
NEW STANDARD		"CONTROLLED COPY" in red.	
STATUS	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except v	' '
DOCUMENT NUMBER	98AON13670G	Electronic versions are uncontroll	



DOCUMENT	NUMBER:
98AON13670	)G

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD PQFN12B TO ON SEMICONDUCTOR. REQ. BY I. CAMBALIZA.	30 SEP 2016

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative