MOSFET - N-Channel, POWERTRENCH®

100 V, 164 A, 4.5 m Ω

Description

This N-Channel MOSFET is produced using ON Semiconductor's advance POWERTRENCH process that has been tailored to minimize the on-state resistance while maintaining superior switching performance.

Features

- $R_{DS(on)} = 3.8 \text{ m}\Omega$ (Typ.) @ $V_{GS} = 10 \text{ V}$, $I_D = 100 \text{ A}$
- Fast Switching Speed
- Low Gate Charge, $Q_G = 54 \text{ nC}$ (Typ.)
- High Performance Trench Technology for Extremely Low R_{DS(on)}
- High Power and Current Handling Capability
- This Device is Pb-Free and is RoHS Compliant


Applications


- Synchronous Rectification for ATX / Server / Telecom PSU
- Battery Protection Circuit
- Motor Drives and Uninterruptible Power Supplies
- Micro Solar Inverter



ON Semiconductor®

www.onsemi.com






TO-220 CASE 221A-09

I²PAK CASE 418AV

MARKING DIAGRAM





\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

FDP/FDI045N10A = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

MOSFET MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)

Symbol		Parameter	FDP045N10A_F102 FDI045N10A_F102	Unit
V_{DSS}	Drain to Source Voltage		100	V
V_{GSS}	Gate to Source Voltage		±20	V
I _D	Drain Current	- Continuous (T _C = 25°C, Silicon Limited)	164*	Α
		Continuous (T_C = 100°C, Silicon LImited)	116	
		Continuous (T_C = 25°C, Package Limited)	120	
I _{DM}	Drain Current	- Pulsed (Note 1)	656	Α
E _{AS}	Single Pulsed Avalanche E	nergy (Note 2)	637	mJ
dv/dt	Peak Diode Recovery dv/d	t (Note 3)	6.0	V/ns
P_{D}	Power Dissipation	(T _C = 25°C)	263	W
		- Derate Above 25°C	1.75	W/°C
T _J , T _{STG}	Operating and Storage Ter	nperature Range	-55 to +175	°C
TL	Maximum Lead Temperatu	re for Soldering, 1/8" from Case for 5 Seconds	300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
*Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 120 A.

THERMAL CHARACTERISTICS

Symbol	Parameter	FDP045N10A_F102 FDI045N10A_F102	Unit
Rejc	Thermal Resistance, Junction to Case, Max.	0.57	°C
Reja	Thermal Resistance, Junction to Ambient, Max.	62.5	

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
FDP045N10A_F102	FDP045N10A	TO-220	Tube	N/A	N/A	50 Units
FDI045N10A_F102	FDI045N10A	I ² -PAK	Tube	N/A	N/A	50 Units

ELECTRICAL CHARACTERISTICS (T_C = 25°C Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
OFF CHAR	ACTERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 mA, V _{GS} = 0 V	100	-	_	V
$\Delta BV_{DSS} \ / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = 250 mA, Referenced to 25°C	-	0.07	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 80 V, V _{GS} = 0 V	-	-	1	μΑ
		V _{DS} = 80 V, T _C = 150°C	-	-	500	
I _{GSS}	Gate to Body Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250 \text{ mA}$	2.0	-	4.0	V
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 100 A	-	3.8	4.5	mΩ
9FS	Forward Transconductance	V _{DS} = 10 V, I _D = 100 A	_	132	=	S

ELECTRICAL CHARACTERISTICS (T_C = 25°C Unless Otherwise Noted) (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
DYNAMIC C	CHARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 50 V, V _{GS} = 0 V	-	3960	5270	pF
C _{oss}	Output Capacitance	f = 1 MHz	-	925	1230	pF
C _{rss}	Reverse Transfer Capacitance		-	34	-	pF
C _{oss(er)}	Engry Releted Output Capacitance	V _{DS} = 50 V, V _{GS} = 0 V	-	1520	-	pF
Q _{g(tot)}	Total Gate Charge at 10V	V _{GS} = 10 V, V _{DS} = 50 V,	-	54	74	nC
Q _{gs}	Gate to Source Gate Charge	I _D = 100 A (Note 4)	-	17	_	nC
Q _{gs2}	Gate Charge Threshold to Plateau	(rtote i)	-	8	_	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	13	-	nC
ESR	Equivalent Series Resistance (G-S)	f = 1 MHz	-	1.9	-	Ω
SWITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 100 \text{ A},$	-	23	56	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, R_{G} = 4.7 \Omega$ (Note 4)	-	26	62	ns
t _{d(off)}	Turn-Off Delay Time	(Note 1)	_	50	110	ns
t _f	Turn-Off Fall Time		_	15	40	ns
DRAIN-SO	URCE DIODE CHARACTERISTICS					
I _S	Maximum Continuous Drain to Source Diode	Forward Current	-	_	164*	Α
I _{SM}	Maximum Pulsed Drain to Source Diode For	ward Current	-	_	656	Α
V _{SD}	Drain to Source Diode Forward Voltage	V _{GS} = 0 V, I _{SD} = 100 A	-	-	1.3	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, V_{DD} = 50 \text{ V},$ $I_{SD} = 100 \text{ A},$	-	75	-	ns
Q _{rr}	Reverse Recovery Charge	dl _F /dt = 100 A/ms	-	120	-	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 1. Repetitive rating: pulse–width limited by maximum junction temperature. 2. L = 3 mH, I_{AS} = 20.6 A, R_G = 25 Ω , starting T_J = 25°C. 3. $I_{SD} \le 100$ A, di/dt ≤ 200 A/ μ s, $V_{DD} \le BV_{DSS}$, starting T_J = 25°C. 4. Essentially independent of operating temperature typical characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS

IS, Reverse Drain Current [A]

V_{GS}, Gate-Source Voltage [V]



VDS, Drain-Source Voltage [V]

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 7. Maximum Safe Operating Area




Figure 9. Maximum Safe Operating Area




Figure 11. Eoss vs. Drain to Source Voltage




Figure 8. On–Resistance Variation vs.
Temperature




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 12. Unclamped Inductive Switching Capability

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 13. Transient Thermal Response Curve




Figure 14. Gate Charge Test Circuit & Waveform




Figure 15. Resistive Switching Test Circuit & Waveforms





Figure 16. Unclamped Inductive Switching Test Circuit & Waveforms







Figure 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms

POWERTRENCH is registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

MECHANICAL CASE OUTLINE





TO-220 CASE 221A-09 **ISSUE AH**

-T- SEATING PLANE

DATE 28 AUG 2014

NOTES:


- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.415	9.66	10.53
С	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04



STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.	BASE	PIN 1.	BASE	PIN 1.	CATHODE	PIN 1.	MAIN TERMINAL 1
2.	COLLECTOR	2.	EMITTER	2.	ANODE	2.	MAIN TERMINAL 2
3.	EMITTER	3.	COLLECTOR	3.	GATE	3.	GATE
4.	COLLECTOR	4.	EMITTER	4.	ANODE	4.	MAIN TERMINAL 2
STYLE 5:		STYLE 6:		STYLE 7:		STYLE 8:	
PIN 1.	GATE	PIN 1.	ANODE	PIN 1.	CATHODE	PIN 1.	CATHODE
2.	DRAIN	2.	CATHODE	2.	ANODE	2.	ANODE
3.	SOURCE	3.	ANODE	3.	CATHODE	3.	EXTERNAL TRIP/DELAY
4.	DRAIN	4.	CATHODE	4.	ANODE	4.	ANODE
STYLE 9:		STYLE 10:		STYLE 11	:	STYLE 12:	
PIN 1.	GATE	PIN 1.	GATE	PIN 1.	DRAIN	PIN 1.	MAIN TERMINAL 1
2.	COLLECTOR	2.	SOURCE	2.	SOURCE	2.	MAIN TERMINAL 2
3.	EMITTER	3.	DRAIN	3.	GATE	3.	GATE
4.	COLLECTOR	4.	SOURCE	4.	SOURCE	4.	NOT CONNECTED

DOCUMENT NUMBER:	98ASB42148B	Electronic versions
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from versions are unconf
NEW STANDARD:		"CONTROLLED COP
DESCRIPTION:	TO-220	

are uncontrolled except when m the Document Repository. Printed ntrolled except when stamped PY" in red.



DOCUMENT	NUMBER:
98ASB42148	В


PAGE 2 OF 2


ISSUE	REVISION	DATE
AB	CHANGED MINIMUM DIMENSION FOR S FROM 0.045 (1.15) TO 0.020 (0.508). REQ. BY W. LOW.	04 MAY 2006
AC	INTERNAL REVISION IN DDCM	30 MAY 2006
AD	REVERSED CHANGES FROM REVISION AB. RETURNED DIMENSION S TO DUAL GAUGE VALUES. REQ. BY M. SCHAGER.	17 JUL 2006
AE	CHANGED MAXIMUM DIMENSION F FROM 0.147 INCH (3.73MM) TO 0.16 1INCH (4.09MM) AND MINIMUM DIMENSION FOR J FROM 0.018 INCH (0.46MM) TO 0.014 INCH (0.36MM). REQ. BY M. SCHAGER.	13 APR 2007
AF	ADDED STYLE 12. REQ. BY A. ANGUS.	26 NOV 2007
AG	CHANGED DIMENSIONS D AND H MAX LIMITS TO 0.036 (0.91) AND 0.161 (4.10) RESPECTIVELY. REQ. BY J. RAMIREZ.	16 SEP 2011
АН	MODIFIED MAXIMUM VALUES OF DIMENSIONS B TO 0.415 (10.53), C TO 0.190 (4.83), D TO 0.038 (0.96), & J TO 0.024 (0.61) TO MATCH SUB-CONTRACTORS SPECS. REQ. BY J. MORRIS.	28 AUG 2014

ON Semiconductor and unarranged are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights on the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

I2PAK (TO-262 3 LD) CASE 418AV **ISSUE O**

DATE 30 SEP 2016





NOTES:

A. EXCEPT WHERE NOTED CONFORMS TO
TO262 JEDEC VARIATION AA.
B DOES NOT COMPLY JEDEC STD. VALUE.
C. ALL DIMENSIONS ARE IN MILLIMETERS.
D. DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH AND TIE BAR PROTRUSIONS.
E. DIMENSION AND TOLERANCE AS PER ANSI
Y14 5-1994

Y14.5-1994. F. LOCATION OF PIN HOLE MAY VARY

(LOWER LEFT CORNER, LOWER CENTER AND CENTER OF PACKAGE) G. MAXIMUM WIDTH FOR F102 DEVICE = 1.35 MAX.

DOCUMENT NUMBER:	98AON13814G	Electronic versions are uncontrolle	•
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	' '
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	I2PAK (TO-262 3 LD)		PAGE 1 OF 2



DOCUMENT NUMBER: 98AON13814G

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD TO262A03 TO ON SEMICONDUCTOR. REQ. BY I. CAMBALIZA.	30 SEP 2016

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. anising out of the application of use of any product of circuit, and specifically disclaims any and an inability, including without infiniation special, consequential of inclental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates. and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative