

ON Semiconductor®

FDPC1012S-P

PowerTrench[®] Power Clip 25V Asymmetric Dual N-Channel MOSFET

Features

Q1: N-Channel

• Max $r_{DS(on)}$ = 7.0 m Ω at V_{GS} = 4.5 V, I_D = 12 A

Q2: N-Channel

- Max $r_{DS(on)}$ = 2.2 m Ω at V_{GS} = 4.5 V, I_D = 23 A
- Low inductance packaging shortens rise/fall times, resulting in lower switching losses
- MOSFET integration enables optimum layout for lower circuit inductance and reduced switch node ringing
- RoHS Compliant




General Description

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFETTM (Q2) have been designed to provide optimal power efficiency.

Applications ■ Computing

- Communications
- General Purpose Point of Load



MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted.

| Symbol | Parameter | | Q1 | Q2 | Units |
|-----------------------------------|--|------------------------|-------------------|-------------------|-------|
| V _{DS} | Drain to Source Voltage | | 25 | 25 | V |
| V _{GS} | Gate to Source Voltage | | 12 | 12 | V |
| ID | Drain Current -Continuous | T _C = 25 °C | 35 | 88 | |
| | -Continuous | T _A = 25 °C | 13 ^{1a} | 26 ^{1b} | Α |
| | -Pulsed | (Note 4) | 40 | 120 | |
| E _{AS} | Single Pulse Avalanche Energy (Note 3) | | 50 | 181 | mJ |
| D | Power Dissipation for Single Operation | T _A = 25 °C | 1.6 ^{1a} | 2.0 ^{1b} | W |
| P _D | Power Dissipation for Single Operation | T _A = 25 °C | 0.8 ^{1c} | 0.9 ^{1d} | vv |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | | -55 to | +150 | °C |

Thermal Characteristics

| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient | 77 ^{1a} | 63 ^{1b} | |
|-----------------|---|-------------------|-------------------|------|
| R_{\thetaJA} | Thermal Resistance, Junction to Ambient | 151 ^{1c} | 135 ^{1d} | °C/W |
| $R_{\theta JC}$ | Thermal Resistance, Junction to Case | 5.0 | 3.5 | |

Package Marking and Ordering Information

| Γ | Device Marking | Device | Package | Reel Size | Tape Width | Quantity |
|---|----------------|-------------|---------------|-----------|------------|------------|
| | 010D/030D | FDPC1012S-P | Power Clip 33 | 13 " | 12 mm | 3000 units |

| Ξ. |
|-------------------------|
| 2 |
| Å |
| \mathbf{Z} |
| Ó |
| $\overline{\mathbf{N}}$ |
| Õ |
| ┶ |
| π |
| ŏ |
| Ž |
| ē |
| - |
| <u> </u> |
| ۳. |
| <u>0</u> |
| ھ |
| Ť |
| ŏ |
| Š |
| ē |
| |
| $\mathbf{\Xi}$ |
| Ð |
| |


| Symbol | Parameter | Test Conditions | Туре | Min. | Тур. | Max. | Units |
|---------------------------------------|---|--|----------|------------|--------------|--------------|----------|
| Off Chara | cteristics | | | | | | |
| BV _{DSS} | Drain to Source Breakdown Voltage | $I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$ $I_D = 1 \ m A, \ V_{GS} = 0 \ V$ | Q1 Q2 | 25 25 | | | V |
| $\frac{\Delta BV_{DSS}}{\Delta T_J}$ | Breakdown Voltage Temperature Coefficient | $I_D = 250 \ \mu$ A, referenced to 25 °C $I_D = 10 \ m$ A, referenced to 25 °C | Q1 Q2 | | 18 22 | | mV/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 20 V, V_{GS} = 0 V$ $V_{DS} = 20 V, V_{GS} = 0 V$ | | | | 1 500 | μΑ μΑ |
| I _{GSS} | Gate to Source Leakage Current, Forward | $V_{GS} = 12 \text{ V}/-8 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = 12 \text{ V}/-8 \text{ V}, V_{DS} = 0 \text{ V}$ | Q1 Q2 | | | ±100 ±100 | nA nA |
| On Chara | cteristics | | | | | | |
| V _{GS(th)} | Gate to Source Threshold Voltage | $\begin{array}{l} V_{GS}=V_{DS}, \ I_{D}=250 \ \mu A \\ V_{GS}=V_{DS}, \ I_{D}=1 \ m A \end{array}$ | Q1 Q2 | 0.8 1.1 | 1.3 1.6 | 2.2 2.2 | V |
| $rac{\Delta V_{GS(th)}}{\Delta T_J}$ | Gate to Source Threshold Voltage Temperature Coefficient | $I_D = 250 \ \mu$ A, referenced to 25 °C $I_D = 10 \ m$ A, referenced to 25 °C | Q1 Q2 | | -4 -4 | | mV/°C |
| r _{DS(on)} | Drain to Source On Resistance | $V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 12 \text{ A}, T_J = 125 \text{ °C}$ | Q1 | | 5.2 7.5 | 7.0 10.5 | mΩ |
| | | $V_{GS} = 4.5 \text{ V}, I_D = 23 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 23 \text{ A}, T_J = 125 \text{ °C}$ | Q2 | | 1.6 2.3 | 2.2 3.2 | 11122 |
| 9 _{FS} | Forward Transconductance | $V_{DS} = 5 V, I_D = 13 A$ $V_{DS} = 5 V, I_D = 26 A$ | Q1 Q2 | | 79 200 | | S |
| Dynamic | Characteristics | | | | | | |
| C _{iss} | Input Capacitance | Q1: V _{DS} = 13 V, V _{GS} = 0 V, f = 1 MHZ | Q1 Q2 | | 1075 3456 | | pF |
| C _{oss} | Output Capacitance | Q2: | Q1 Q2 | | 250 885 | | pF |
| C _{rss} | Reverse Transfer Capacitance | V _{DS} = 13 V, V _{GS} = 0 V, f = 1 MHZ | Q1 Q2 | | 50 130 | | pF |
| R _g | Gate Resistance | | Q1 Q2 | 0.1 0.1 | 0.4 0.5 | 2.0 2.0 | Ω |
| Switching | g Characteristics | | | | | | |
| t _{d(on)} | Turn-On Delay Time | | Q1 Q2 | | 6 12 | | ns |
| t _r | Rise Time | = Q1: V _{DD} = 13 V, I _D = 13 A, R _{GEN} = 6 Ω | Q1 Q2 | | 2 | | ns |

| t _{d(on)} | Turn-On Delay Time | | Q2 | 12 | ns |
|---------------------|-------------------------------|--|----------|------------|----|
| t _r | Rise Time | Q1: V _{DD} = 13 V, I _D = 13 A, R _{GEN} = 6 Ω | Q1 Q2 | 2 3 | ns |
| t _{d(off)} | Turn-Off Delay Time | Q2: V _{DD} = 13 V, I _D = 26 A, R _{GEN} = 6 Ω | Q1 Q2 | 19 34 | ns |
| t _f | Fall Time | _ VDD = 10 V, 10 = 20 M, 1(GEN = 0.32 | Q1 Q2 | 2 3 | ns |
| Qg | Total Gate Charge | $V_{GS} = 0 V \text{ to } 4.5 V $ Q1 $V_{DD} = 13 V,$ | Q1 Q2 | 8 25 | nC |
| Q _{gs} | Gate to Source Gate Charge | I _D = 13 A Q2 | Q1 Q2 | 2.3 7.8 | nC |
| Q _{gd} | Gate to Drain "Miller" Charge | V _{DD} = 13 V, I _D = 26 A | Q1 Q2 | 2.0 6.4 | nC |


| Т |
|----|
| |
| Ä |
| 2 |
| ó |
| N |
| Ň |
| ъ |
| σ |
| 9 |
| Š |
| ₹. |
| 4 |
| ē |
| DO |
| ÷ |
| ⌀ |
| P |
| 2 |
| Š |
| 4 |
| C |
| Ŧ |
| U |
| |

| Symbol | Parameter | Test Conditions | Туре | Min. | Тур. | Max. | Units |
|-----------------|---------------------------------------|---|----------|------|------------|------------|-------|
| Drain-Sou | urce Diode Characteristics | | | | | | |
| V _{SD} | Source to Drain Diode Forward Voltage | | Q1 Q2 | | 0.8 0.8 | 1.2 1.2 | V |
| t _{rr} | Reverse Recovery Time | Q1 I _F = 13 A, di/dt = 100 A/µs | Q1 Q2 | | 20 27 | 35 43 | ns |
| Q _{rr} | Reverse Recovery Charge | Q2 I _F = 26 A, di/dt = 300 A/μs | Q1 Q2 | | 6 27 | 12 43 | nC |


 $1.R_{\theta,JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta,JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.




FDPC1012S-P PowerTrench[®] Power Clip



























Typical Characteristics (continued)

SyncFET[™] Schottky body diode Characteristics

ON Semiconductor's SyncFETTM process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDPC1012S-P.




Figure 27. FDPC1012S_P SyncFET[™] Body Diode Reverse Recovery Characteristic Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 28. SyncFET[™] Body Diode Reverse Leakage vs. Drain-Source Voltage

Application Information

Typical Application Diagram (Synchronous Rectifier Buck Converter)




Figure 1. Power Clip in Buck Converter Topology

As shown in Figure 1, in the Power Clip package Q1 is the High Side MOSFET (Control MOSFET) and Q2 is the Low Side MOSFET (Synchronous MOSFET). Figure 2 below shows the package pin out. The blue overlay on the drawing indicates a typical PCB land pattern for the part.




Figure 2.Top View of Power Clip

Table 1 Pin Information shows the name and description of each pin.

| PIN | Description | | | |
|------------------|--|--|--|--|
| Name | Description | | | |
| HSG | Gate signal input of Q1 Gate | | | |
| SW | Switch or Phase node, Source of Q1 and Drain of Q2 | | | |
| GND,GND(LSS) PAD | Ground, Source of Q2 | | | |
| LSG | Gate signal input of Q2 Gate | | | |
| V+, V+(HSD) PAD | Input voltage of SR Buck converter, Drain of Q1 | | | |
| | Name HSG SW GND,GND(LSS) PAD LSG | | | |

Table 1. Pin Information

Recommended PCB Layout Guidelines

As a PCB designer, it is necessary to address critical issues in layout to minimize losses and optimize the performance of the power train. Power Clip is a high power density solution and all high current flow paths, such as V+(HSD), SW and GND(LSS) should be short and wide for minimal resistance and inductance. V+(HSD) and GND(LSS) are the primary heat flow paths for the Power Clip. A recommended layout procedure is discussed below to maximize the electrical and thermal performance of the part.




Figure 3.Top/Component (green) View and Bottom (red) PCB View

Following is a guideline, not a requirement which the PCB designer should consider.

Figure 3 shows an example of a well designed layout. The discussion that follows summarizes the key features of this layout.

- "The input ceramic bypass capacitor between VIN and GND should be placed as close as possible to the pins V+ / V+(HSD) PAD and GND / GND(LSS) PAD to help reduce parasitic inductance and high frequency ringing. Several capacitors may be placed in parallel, and capacitors may be placed on both the top and bottom side of the board. The capacitor located immediately adjacent to the Power Clip will be the most effective at reducing HF parasitic. Caps located farther away, or on the opposite side of the board will also assist, but will be less effective due to increased trace inductance.
- "The Power Clip package design, with very short distance between pins V+ and GND, allows for a short connect distance to the input cap. This is a factor that enables the Power Clip switch loop to have very low parasitic inductance.
- "Use large copper areas on the component side to connect the V+ pin and V+ (HSD) pad, and the GND and GND(LSS) PAD.
- "The SW to inductor copper trace is a high current path. It will also be a high noise region due to switching voltage transients. The trace should be short and wide to enable a low resistance path and to minimize the size of the noise region. Care should be taken to minimize coupling of this trace to adjacent traces. The layout in Figure 3 shows a good example of this short, wide path.
- "The Power Trench[®] Technology MOSFETs used in the Power Clip are effective at minimizing SW node ringing. They incorporate a proprietary design¹ that minimizes the peak overshoot ring voltage on the switch node (SW). They allow the part to operate well within the breakdown voltage limits. For most layouts, this eliminates the need to add an external snubber circuit. If the designer chooses to use an RC snubber, it should be placed close to the part between the SW pins and GND / GND (LSS) PAD to dampen the high frequency ringing.
- "The Driver IC should be placed relatively closed to HSG pin and LSG pin to minimize G drive trace inductance. Excessive G trace length may slow the switching speed of the HS drive. And it may lead to excessive ringing on the LS G. If the designer must place the driver a significant distance away from the Power Clip, it would be a good practice to include a 0 Ohm resistor in the LS G path as a place holder. In the final design, if the LS G exhibits excessive LF ringing, efficiency can often be improved by changing this resistor to a few Ohms to dampen the LS G LF ringing.
- "The Power Clip has very good Junction-PCB heat transfer from all power pins. It has much better heat transfer Junction-GND (LSS) than traditional dual FET packages. In most cases, board ground will be the most effective heat transfer path on the PCB. Use a large copper area between GND / GND(LSS)PAD pins and board ground. To ensure the best thermal and electrical connection to ground, we recommend using multiple vias to interconnect ground plane layers as shown in Figure 3.

^{1.}Patent Pending

- "Use multiple vias in parallel on each copper region to interconnect top, inner and bottom layers. This will reduce resistance and inductance of the vias and will improve thermal conductivity. Vias should be relatively large, around 8 mils to 10 mils.
- "Avoid using narrow thermal relief traces on the V+ / V+(HSD) PAD and GND / GND(LSS)PAD pins. These will increase HF switch loop inductance. And these will increase ringing of the HF power loop and the SW node.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative