

ON Semiconductor⁶

FSDL0165RN Green-Mode Power Switch

Features

- Internal Avalanche-Rugged SenseFET
- Consumes only 0.65W at 240V_{AC} and 0.3W Load with Advanced Burst-Mode Operation
- Frequency Modulation for EMI Reduction
- Precision Fixed Operating Frequency
- Internal Startup Circuit
- Pulse-by-Pulse Current Limiting
- Abnormal Over-Current Protection (AOCP)
- Over-Voltage Protection (OVP)
- Overload Protection (OLP)
- Internal Thermal Shutdown Function (TSD)
- Auto-Restart Mode
- Under-Voltage Lockout (UVLO)
- Low Operating Current: 3mA
- Adjustable Peak Current Limit
- Built-in Soft-Start

Applications

- SMPS for VCR, SVR, STB, DVD, & DVCD Players
- SMPS for Printers, Facsimiles, & Scanners
- Adapter for Camcorders

Description

The FSDL0165RN consists of an integrated Pulse Width Modulator (PWM) and Sense FET, specifically designed for high-performance offline Switch-Mode Power Supplies (SMPS) with minimal external components. This device is an integrated high-voltage power switching regulator that combines an avalanche-rugged Sense FET with a Current-Mode PWM control block. The integrated PWM controller features include a fixed oscillator with frequency modulation for reduced EMI, Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), an optimized gate turn-on/turn-off driver, Thermal Shutdown (TSD) protection, Abnormal Over-Current Protection (AOCP), and temperature-compensated precision current sources for loop compensation and fault protection circuitry.

Compared to a discrete MOSFET and controller or RCC switching converter solution, the FSDL0165RN reduces total component count, design size, and weight while increasing efficiency, productivity, and system reliability. This device provides a basic platform for design of cost-effective flyback converters.

Related Resources

- https://www.onsemi.com/pub/Collateral/AN-4134.PDF
- http://www.onsemi.com/pub/Collateral/AN-4137.pdf.pdf
- http://www.onsemi.com/pub/Collateral/AN-4140.pdf.pdf
- http://www.onsemi.com/pub/Collateral/AN-4141.pdf.pdf
- http://www.onsemi.com/pub/Collateral/AN-4148.pdf.pdf

Ordering Information

Part Number	Package	Marking Code	BV _{DSS}	f _{osc}	R _{DS(ON)(MAX)}
FSDL0165RN	8-Lead, Dual Inline Package (DIP)	DL0165R	650V	50KHz	8.0Ω

Application Circuit




Figure 1. Typical Application Circuit

Table 1. Output Power Table

Product	230V _A	c ±15% ⁽¹⁾	85-2	265V _{AC}
Product	Adapter ⁽¹⁾	Open Frame ⁽²⁾	Adapter ⁽¹⁾	Open Frame ⁽²⁾
FSDL321	11W	17W	8W	12W
FSDH321	11W	17W	8W	12W
FSDH321L	11W	17W	8W	12W
FSDL0165RN	13W	23W	11W	17W
FSDH0265RN	16W	27W	13W	20W

Notes:

- 1. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern as a heat sink, measured at 50°C ambient temperature.
- 2. Maximum practical continuous power in an open-frame design with sufficient drain pattern as a heat sink, measured at 50°C ambient temperature.
- 3. 230V_{AC} or 100/115V_{AC} with voltage doubler.

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration (Top View)

Pin Definitions

Pin #	Name	Description
1	GND	SenseFET source terminal on primary side and internal control ground.
2	Vcc	Positive Supply Voltage Input. Although connected to an auxiliary transformer winding, current is supplied from pin 5 (Vstr) via an internal switch during startup (see Figure 2). When Vcc reaches the UVLO upper threshold (12V), the internal startup switch opens and device power is supplied via the auxiliary transformer winding.
3	Vfb	The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA current source connected internally, while a capacitor and optocoupler are typically connected externally. A feedback voltage of 6V triggers overload protection. There is a delay while charging external capacitor C_{fb} from 3V to 6V using an internal 5 μ A current source. This delay prevents false triggering under transient conditions, but allows the protection mechanism to operate under true overload conditions.
4	lpk	This pin adjusts the peak current limit of the SenseFET. The feedback 0.9mA current source is diverted to the parallel combination of an internal 2.8k Ω resistor and any external resistor to GND on this pin to determine the peak current limit. If this pin is tied to V_{CC} or left floating, the typical peak current limit is 1.2A.
5	Vstr	This pin connects directly to the rectified AC line voltage source. At startup, the internal switch supplies internal bias and charges an external storage capacitor placed between the Vcc pin and ground. Once the V_{CC} reaches 12V, the internal switch is opened.
6, 7, 8	Drain	The drain pins are designed to connect directly to the primary lead of the transformer and are capable of switching a maximum of 650V. Minimizing the length of the trace connecting these pins to the transformer decreases leakage inductance.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V _{DS}	Drain Pin Voltage		650	V
V _{STR}	V _{STR} Pin Voltage		650	V
I _{DM}	Drain Current Pulsed ⁽⁴⁾		4	Α
Eas	Single Pulsed Avalanche Energy ⁽⁵⁾		95	mJ
Vcc	Supply Voltage		20	V
V_{FB}	Feedback Pin Voltage	-0.3	Vcc	V
P _D	Total Power Dissipation (T _C =25°C)		1.5	W
TJ	OperatingJunction Temperature		Internally Limited	°C
T _A	Operating Ambient Temperature	-25	+85	°C
T _{STG}	Storage Temperature	-55	+150	°C

Notes:

- 4. Repetitive rating: pulsew idth is limited by maximum junction temperature.
- 5. L=51mH, starting T_J=25°C.

Thermal Impedance

T_A=25°C unless otherwise specified.

Symbol	Parameter	Value	Unit
θЈА	Junction-to-Ambient Thermal Impedance (6,9)	83.33	°C/W
θјС	Junction-to-Case Thermal ^(7,9)	17.80	°C/W
Ψ_{JT}	Junction-to-Top Thermal Impedance (8,9)	36.57	°C/W

Notes:

- 6. Free standing with no heatsink; without copper clad. Measurement condition; just before junction temperature T_J enters into OTP.
- 7. Measured on the DRAIN pin close to plastic interface.
- 8. Measured on the package top surface.
- 9. Test standards: JESD 51-2 and 51-10 (DIP).

Electrical Characteristics

 $T_A=25$ °C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
SenseFET	Section	1			<u>,1</u>	
L	Zara Cata Valtaga Prain Current	V _{DS} =650V, V _{GS} =0V			50	
loss	Zero-Gate-Voltage Drain Current	V _{DS} =520V, V _{GS} =0V, T _C =125°C			200	μΑ
R _{DS(ON)}	Drain-Source On-State Resistance (10)	V _{GS} =10V, I _D =0.5A		8	10	Ω
Ciss	Input Capacitance	V _{GS} =0V, V _{DS} =25V, f=1MHz		250	1	pF
Coss	Output Capacitance	V _{GS} =0V, V _{DS} =25V, f=1MHz		25		pF
C _{RSS}	Reverse Transfer Capacitance	V _{GS} =0V, V _{DS} =25V, f=1MHz		10		pF
t _r	Rise Time	V _{DS} =325V, I _D =1.0A		4		ns
t _f	Fall Time	V _{DS} =325V, I _D =1.0A		10		ns
t _{d(on)}	Turn-On Delay	V _{DS} =325V, I _D =1.0A		12		ns
t _{d(off)}	Turn-Off Delay	V _{DS} =325V, I _D =1.0A		30		ns
Control Sec	ction				,1	
fosc	Sw itching Frequency		45	50	55	kHz
Δf_{ODM}	Sw itching Frequency Modulation		±1.0	±1.5	±2.0	kHz
Δf_{OSC}	Sw itching Frequency Variation ⁽¹¹⁾	-25°C < T _A < 85°C		±5	±10	%
D _{MAX}	Maximum Duty Cycle		71	77	83	%
D _{MIN}	Minimum Duty Cycle		0	0	0	%
VSTART		LV OND	11	12	13	V
V _{STOP}	UVLO Threshold Voltage	V _{FB} =GND	7	8	9	V
I FB	Feedback Source Current	V _{FB} =GND	0.7	0.9	1.1	Α
tss	Internal Soft-Start Time	V _{STR} =4V	10	15	20	ms
Burst-Mode	e Section					
V _{BURH}	Posset Mada Vallana		0.5	0.6	0.7	V
V_{BURL}	Burst-Mode Voltage		0.25	0.35	0.45	V
Protection	Section	1			<u>,1</u>	
I _{LIM}	Peak Drain Current Limit	Maximum Inductor Current	1.06	1.20	1.35	Α
t _{CLD}	Current Limit Delay(12)			500		ns
TSD	Thermal Shutdown Temperature		125	140		°C
V _{SD}	Shutdown Feedback Voltage		5.5	6.0	6.5	V
V _{OVP}	Over-Voltage Protection		18	19		V
IDELAY	Shutdown Delay Current	V _{FB} =4V	3.5	5.0	6.5	μΑ
t _{LEB}	Leading-Edge Blanking Time		200			ns
Total Devic		ı	1			
lop	Operating Supply Current, (Control Part)	V _{CC} =14V	1	3	5	mA
	Startup Charging Current	V _{CC} =0V, R _{STR} < 100kohm ⁽¹³⁾	0.70	0.85	1.00	mA
Існ	Startup Charging Current	VCC-0V, NSIK - 100NOHHI	0.70	0.00	1.00	110

Notes:

- 10. Pulse test: pulse w idth \leq 300us, duty \leq 2%
- 11. These parameters, although guaranteed, are tested in EDS (wafer test) process
- 12. These parameters, although guaranteed, are not 100% tested in production.
- 13. R_{STR} is connected between the rectified AC line voltage source and V_{STR} pin.

Comparison of KA5x0165RN and FSDL0165RN

Function	KA5x0165RN	FSDL0165RN	FSDL0165RN Advantages
0.4.0			 Gradually increasing current limit during soft-start further reduces peak current and voltage stresses
Soft-Start	Not Applicable	15ms	 Eliminates external components used for soft-start in most applications
			■ Reduces or eliminates output overshoot
			■ Smaller transformer
External Current Limit	Not Applicable	Programmable of Default Current Limit	 Allows power limiting (constant overload power)
			 Allows use of larger device for lower losses and higher efficiency
Frequency Modulation	Not Applicable	±1.5KHz at 50KHz	■ Reduces conducted EMI
			■ Improves light load efficiency
Bust Mode Operation	Not Applicable	Built into Controller	■ Reduces power consumption at no load
			■ Transformer audible noise reduction
Drain Creepage at Package	1.02mm	7.62mm	■ Greater immunity to arcing provoked by dust, debris, and other contaminants

Typical Performance Characteristics (Control Part)

Characteristic graphs are normalized at TA=25°C.




Figure 4. Operating Frequency (fosc) vs. TA




Figure 5. Frequency Modulation (Δf_{MOD}) vs. T_A




Figure 6. Maximum Duty Cycle (D_{MAX}) vs. T_A




Figure 7. Operating Supply Current (IOP) vs. TA




Figure 8. Start Threshold Voltage (VSTART) vs. TA




Figure 9. Stop Threshold Voltage (VSTOP) vs. TA

Typical Performance Characteristics (Control Part)

Characteristic graphs are normalized at TA=25°C.




Figure 10. Feedback Source Current (IFB) vs. TA




Figure 11. Startup Charging Current (ICH) vs. TA




Figure 12. Peak Current Limit (I_{LIM}) vs. T_A




Figure 13. Burst Peak Current (IBUR(pk)) vs. TA




Figure 14. Over-Voltage Protection (V_{OVP}) vs. T_A

Functional Description

1. Startup: In previous generations of Power Switches, the Vstr pin had an external resistor to the DC input voltage line. In this generation, the startup resistor is replaced by an internal high-voltage current source and a switch that shuts off when 15ms goes by after the supply voltage, V_{CC}, gets above 12V. The source turns back on if V_{CC} drops below 8V.




Figure 15. High-Voltage Current Source

2. Feedback Control: The FSDL0165RN employs Current-Mode control, as shown in Figure 16. An optocoupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback netw ork. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor, plus an offset voltage, makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5V; the optocoupler LED current increases, the feedback voltage V_{FB} is pulled down, and it reduces the duty cycle. This event typically occurs when the input voltage is increased or the output load is decreased.





Figure 16. Pulse Width Modulation (PWM) Circuit

3. Leading-Edge Blanking (LEB): At the instant the internal SenseFET is turned on, the primary-side capacitance and secondary-side rectifier diode reverse recovery typically cause a high-current spike through the SenseFET. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the Current-Mode PWM control. To counter this effect, the power switch employs a Leading-Edge Blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (t_{LEB}) after the SenseFET is turned on.

- 4. Protection Circuits: The Power Switch several protective functions includes Overload Protection (OLP). Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP). Under-Voltage Lockout (UVLO), and Thermal Shutdown (TSD). Because these protection circuits are fully integrated inside the IC without external components, reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} reaches the UVLO stop voltage V_{STOP} (8V), the protection is reset and the internal highvoltage current source charges the V_{CC} capacitor via the Vstr pin. When Vcc reaches the UVLO start voltage, V_{START} (12V); the Power Switch resumes normal operation. In this manner, the auto-restart alternately enables and disables the switching of the power SenseFET until the fault condition is eliminated.
- 4.1 Overload Protection (OLP): Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit activates to protect the SMPS. However, when the SMPS is operating normally, the OLP circuit can be activated during the load transition. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine transient situation or true overload situations. In conjunction with the IPK current limit pin (if used), the Current-Mode feedback path would limit the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (Vo) decreases below its rated voltage. This reduces the current through the opto-coupler LED. which also reduces the opto-coupler transistor current, increasing the feedback voltage (VFB). If VFB exceeds 3V, the feedback input diode is blocked and the 5µA current source (IDELAY) starts to charge Cfb slowly up to V_{CC}. In this condition, V_{FB} increases until it reaches 6V, when the switching operation is terminated, as shown in Figure 17. The shutdown delay is the time required to charge Cfb from 3V to 6V with 5µA current source.



 $t_{12} = C_{FB} \frac{V(t_2) - V(t_1)}{I_{DELAY}}; \quad I_{DELAY} = 5 \mu A, V(t_1) = 3V, V(t_2) = 6V$

Figure 17. Overload Protection

- **4.2 Thermal Shutdown (TSD):** The SenseFET and the control IC are integrated, making it easier for the control IC to detect the temperature of the SenseFET. When the temperature exceeds approximately 140°C, thermal shutdown is activated.
- 4.3 Abnormal Over-Current Protection (AOCP): Even though the power switch has overload protection and Current-Mode PWM feedback, these are not enough to protect the power switch when a secondary-side diode short or a transformer pin short occurs. In addition to startup, soft-start is also activated at each restart attempt during auto-restart and when restarting after latch mode is activated. The power switch has an internal Abnormal Over-Current Protection (AOCP) circuit, as shown in Figure 18. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is then compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, pulseby-pulse AOCP is triggered regardless of uncontrollable LEB time. Pulse-by-pulse AOCP stops the SenseFET within 350ns after it is activated.




Figure 18. Abnormal Over-Current Protection

- 4.4 Over Voltage Protection (OVP): In the event of a malfunction in the secondary-side feedback circuit or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero (refer to Figure 16). Then V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an over-voltage protection (OVP) circuit is employed. In general, V_{CC} is proportional to the output voltage and the power switch uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 19V, the OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be properly designed to be below 19V.
- **5. Soft-Start:** The power switch has an internal soft-start circuit that slowly increases the feedback voltage, together with the SenseFET current, after it starts. The typical soft-start time is 15ms, as shown in Figure 19, where progressive increments of the SenseFET current are allowed during the startup phase. The pulse width to

the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. It also helps prevent transformer saturation and reduce the stress on the secondary diode.





Figure 19. Soft-Start Function

6. Burst Mode Operation: To minimize power dissipation in Standby Mode, the power switch enters Burst Mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 20, the device automatically enters Burst Mode when the feedback voltage drops below V_{BURH} (600mV). Switching continues, but the current limit is set to a fixed limit internally to minimize flux density in the transformer. The fixed current limit is larger than that defined by $V_{FB} = V_{BURH}$ and, therefore, V_{FB} is driven down further. Switching continues until the feedback voltage drops below V_{BURL} (350mV). At this point, switching stops and the output voltages start to drop at a rate dependent on the standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (600mV), switching resumes. The feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the power SenseFET, reducing switching loss in Standby Mode.






Figure 20. Burst Mode Operation

7. Frequency Modulation: Modulating the switching frequency of a SMPS can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by EMI test equipment. The amount of EMI reduction is directly related to the depth of the reference frequency. As can be seen in Figure 21, the frequency changes from 48.5KHz to 51.5KHz in 4ms for the FSDL0165RN. Frequency modulation allows the use of a cost effective inductor instead of an AC input mode choke to satisfy the requirements of worldwide EMI limits.




Figure 21. Frequency Modulation Waveform




Figure 22. KA5-Series Power Switch Full-Range EMI Scan (67KHz, No Frequency Modulation) with DVD Player SET




Figure 23. FSDX-Series Power Switch Full-Range EMI Scan (67KHz, with Frequency Modulation) with DVD Player SET

8. Adjusting Peak Current Limit: As shown in Figure 24, a combined $2.8 \, \mathrm{k}\Omega$ internal resistance is connected to the non-inverting lead on the PWM comparator. A external resistance of R_X on the current limit pin forms a parallel resistance with the $2.8 \, \mathrm{k}\Omega$ when the internal diodes are biased by the main current source of $900 \, \mu A$.




Figure 24. Peak Current Limit Adjustment

For example, FSDL0165RN has a typical SenseFET peak current limit (I_{LIM}) of 1.2A. I_{LIM} can be adjusted to 1A by inserting R_X between the lpk pin and the ground. The value of the R_X can be estimated by:

1.2A:
$$1A = 2.8k\Omega$$
: $Xk\Omega$ (1)

$$X = R_X \parallel 2.8k\Omega \tag{2}$$

where X represents the resistance of the parallel network.

Application Information

Methods of Reducing Audible Noise

Switching mode power converters have electronic and magnetic components that generate audible noises when the operating frequency is in the range of 20~20,000 Hz. Even though they operate above 20kHz, they can make noise, depending on the load condition. Designers can employ several methods to reduce noise. Below are three methods.

Glue or Varnish

The most common method involves using glue or varnish to tighten magnetic components. The motion of core, bobbin, and coil and the chattering or magnetostriction of core can cause the transformer to produce audible noise. Rigid glue and varnish help reduce the transformer noise, but can also crack the core. This is because sudden changes in the ambient temperature cause the core and the glue to expand or shrink in a different ratio according to the temperature.

Ceramic Capacitor

Using a film capacitor instead of a ceramic capacitor as a snubber capacitor is another noise-reduction solution. Some dielectric materials show a piezoelectric effect, depending on the electric field intensity. Hence, a snubber capacitor becomes one of the most significant sources of audible noise. It is possible to use a Zener clamp circuit instead of an RCD snubber for higher efficiency and low er audible noise.

Adjusting Sound Frequency

Moving the fundamental frequency of noise out of 2~4kHz range is the third method. Generally, humans are more sensitive to noise in the range of 2~4kHz. When the fundamental frequency of noise is located in this range, the noise is perceived as louder although the noise intensity level is identical (refer to Figure 16).

When the power switch is in Burst Mode and the burst operation is suspected to be a source of noise, this method may be helpful. If the frequency of Burst Mode lies in the range of 2--4kHz, adjusting the feedback loop can shift the burst operation frequency. To reduce the burst operation frequency, increase a feedback gain capacitor (C_F), opto-coupler supply resistor (R_D), and feedback capacitor (C_B) and decrease feedback gain resistor (R_F), as shown in Figure 26.




Figure 25. Equal Loudness Curves




Figure 26. Typical Feedback Network of Power Switch

Reference Materials

- https://www.onsemi.com/pub/Collateral/AN-4134.PDF
- http://www.onsemi.com/pub/Collateral/AN-4137.pdf.pdf
- http://www.onsemi.com/pub/Collateral/AN-4140.pdf.pdf
- http://www.onsemi.com/pub/Collateral/AN-4141.pdf.pdf
- http://www.onsemi.com/pub/Collateral/AN-4148.pdf.pdf

Typical Application Circuit

Application	Output Power	Input Voltage	Output Voltage (Maximum Current)
DVD Player	9.3W	Universal Input (85-256V _{AC})	3.3V (0.5A) 5.1V (0.4A) 12V (0.2A) 16V (0.2A)

Features

- High Efficiency (>76% at Universal Input)
- Low Standby Mode Power Consumption (<1W at 230V_{AC} input and 0.6W Load)
- Low Component Count
- Enhanced System Reliability through Various Protection Functions
- Low EMI through Frequency Modulation
- Internal Soft-Start: 15ms

Key Design Notes

- The delay for overload protection is designed to be about 30ms with C106 (47nF). If faster/slow er triggering of OLP is required, C106 can be changed to a smaller/larger value (eg. 100nF for about 60ms).
- Using a resistor R104 (15KΩ) on the lpk pin (#4), the pulse-by-pulse peak current limit level (I_{LIM}) is adjusted to about 1A.
- The branch formed by D103, C108, and R106 provides another I_{LIM} adjustment; having a negative slope to the input. The I_{LIM} value decreases as the input voltage level increases.




Figure 27. Schematic

Transformer




Figure 28. Schematic of Transformer

Winding Specification

	$Pin(S \rightarrow F)$	Wire	Turns	Winding Method		
N _p /2	3 → 2	0.25φ×1	50	Center Solenoid Winding		
Insulation: Polyester Tape	e t=0.050mm, 2 Layers	•	•			
N _{3.3V}	9 → 8	0.33φ×2	4	Center Solenoid Winding		
Insulation: Polyester Tape	e t=0.050mm, 2 Layers		•			
N _{5.1v}	6 → 9	0.33φ×1	2	Center Solenoid Winding		
Insulation: Polyester Tape	e t=0.050mm, 2 Layers		•			
Na	4 → 5	0.25φ×1	16	Center Solenoid Winding		
Insulation: Polyester Tape	e t=0.050mm, 2 Layers					
N _{12V}	10 → 12	0.33φ×1	14	Center Solenoid Winding		
Insulation: Polyester Tape	e t=0.050mm, 3 Layers					
N _{16V}	11 → 12	0.33φ×1	18	Center Solenoid Winding		
Insulation: Polyester Tape t=0.050mm, 2 Layers						
N _p /2	2 → 1	0.25φ×1	50	Center Solenoid Winding		
Insulation: Polyester Tape t=0.050mm, 2 Layers						

Electrical Characteristics

	Pin	Specification	Remark
Inductance	1-3	1.4mH ±10%	100kHz, 1V
Leakage	1-3	25μH Maximum	Short all other pins

Core & Bobbin

Core: EER2828 (Ae=86.66mm²)

■ Bobbin: EER2828

Bill of Materials

Part #	Value	Note	Part #	Value	Note
•	Resistor	•	Inductor		
R102	56kΩ	1W	L203	10μH	
R103	5Ω	1/4W	L205	10μH	
R104	15ΚΩ	1/4W	L206	4.7µH	
R105	200ΚΩ	1/4W	L207	4.7µH	
R106	300ΚΩ	1/4W		Diode	
R201	510Ω	1/4W	D101	UF4007	PN Ultra Fast
R202	1ΚΩ	1/4W	D102	UF4004	PN Ultra Fast
R203	6.2ΚΩ	1/4VV	D103	UF4004	PN Ultra Fast
R204	20ΚΩ	1/4W	D203	SB1100	Schottky
R205	6ΚΩ	1/4W	D204	SB1100	Schottky
Į.	Capacitor	L	D205	SB260	Schottky
C101	100nF/275AC	Box	D207	SB160	Schottky
C102	100nF/275AC	Box		IC	•
C103	47µF/400V	Electrolytic	IC101	FSDL0165RN	Pow er Sw itch
C104	3.3nF/630V	Film	IC301	KA431(TL431)	Voltage Reference
C106	47μF/50V	Electrolytic	IC302	FOD817A	Opto-Coupler
C107	47nF/50V	Ceramic			
C108	1µF/100V	Electrolytic		Fuse	
C205	470µF/35V	Electrolytic	FUSE	2A/250V	
C206	470µF/35V	Electrolytic		NTC	•
C207	470µF/35V	Electrolytic			
C208	470µF/35V	Electrolytic	RT101	5D-9	
C209	1000μF/10V	Electrolytic			
C210	1000μF/10V	Electrolytic	Bridge Diode)
C213	1000µF/10V	Electrolytic	BD101	2KBP06M 2N257	Bridge Diode
C214	1000µF/10V	Electrolytic			
C215	100nF/50V	Ceramic		Line Filter	
C302	2.2nF	AC Ceramic	LF101	55mH	

Layout




Figure 29. PCB Image (Top)







Figure 30. PCB Image (Bottom)

Package Dimensions







NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 31. 8-Lead, MDIP, JEDEC MS-001, .300" Wide

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications using ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subs

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semic onductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative