# 3-Phase Inverter Automotive Power Module

### **General Description**

The FTCO3V455A2 is a 40 V low Rds(on) automotive qualified power module featuring a 3-phase MOSFET inverter optimized for 12 V battery systems. It includes a precision shunt resistor for current sensing an NTC for temperature sensing and an RC snubber circuit.

The module utilizes ON Semiconductor's trench MOSFET technology and it is designed to provide a very compact and high performance variable speed motor drive for applications like electric power steering, electro-hydraulic power steering, electric water pumps, electric oil pumps. The power module is 100% lead free, RoHS and UL compliant.

#### **Features**

- 40 V 150 A 3-phase Trench MOSFET Inverter Bridge
- 1% Precision Shunt Current Sensing
- Temperature Sensing
- DBC Substrate
- 100% Lead Free and RoHS Compliant 2000/53/C Directive
- UL94V-0 Compliant
- Isolation Rating of 2500 V rms/min
- Mounting Through Screws
- Automotive Qualified

### **Benefits**

- Low Junction-sink Thermal Resistance
- Low Inverter Electrical Resistance
- High Current Handling
- Compact Motor Design
- Highly Integrated Compact Design
- Better EMC and Electrical Isolation
- Easy and Reliable Installation
- Improved Overall System Reliability

### **Applications**

- Electric and Electro-Hydraulic Power Steering
- Electric Water Pump
- Electric Oil Pump
- Electric Fan

# Flammability Information

• All Materials Present in the Power Module Meet UL Flammability Rating Class 94 V–0 or Higher.

#### Solder

• Solder Used is a Lead Free SnAgCu Alloy.




### ON Semiconductor®

www.onsemi.com




MOD-19 CASE MODCC

#### **ELECTRICAL CONNECTION**



#### MARKING DIAGRAM



\$Y FTCO3V455A2

- = ON Semiconductor
- = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

### **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ , Unless Otherwise Specified)

Symbol	Parameter	Rating	Unit
V <sub>DS</sub> (Q1~Q6)	Drain to Source Voltage	40	V
V <sub>GS</sub> (Q1~Q6)	Gate to Source Voltage	±20	V
I <sub>D</sub> (Q1~Q6)	Drain Current Continuous(T <sub>C</sub> = 25°C, V <sub>GS</sub> = 10V) (Note 1)	150	Α
E <sub>AS</sub> (Q1~Q6)	Single Pulse Avalanche Energy (Note 2)	947	mJ
$P_{D}$	Power dissipation	115	W
TJ	Maximum Junction Temperature	175	°C
T <sub>STG</sub>	Storage Temperature	125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL RESISTANCE

Symbol	Parameter	Min.	Тур.	Max.	Unit
Rthjc	Q1 Thermal Resistance J -C	-	1.3	1.7	°C/W
tance Junction to case, Single Inverter FET, PKG center (Note 3)	Q2 Thermal Resistance J -C	-	1.3	1.7	°C/W
	Q3 Thermal Resistance J -C	-	1.3	1.7	°C/W
	Q4 Thermal Resistance J -C	-	1.2	1.6	°C/W
	Q5 Thermal Resistance J -C	-	1.2	1.6	°C/W
	Q6 Thermal Resistance J -C	-	1.2	1.6	°C/W
T <sub>J</sub>	Maximum Junction Temperature	-		175	°C
T <sub>S</sub>	Operating Sink Temperature	-40		120	°C
T <sub>STG</sub>	Storage Temperature	-40		125	°C

<sup>1.</sup> Max value to not exceed  $T_j = 175^{\circ}C$  based on Rthjc thermal limitation. Defined by design, not subject to production testing.

<sup>2.</sup> Starting Tj =  $25^{\circ}$ C,Vds = 20 V,Ias = 64 A,L = 480  $\mu$ H.

<sup>3.</sup> These values are based on Thermal simulations and PV level measurements. These values assume a single MOSFET is on, and the test condition for referenced temperature is "Package Center". This means that the DT is measured between the Tj of each MOSFET and the bottom surface temperature immediately under the thermal media in the center of the package.




Figure 1. Pin Configuration

### **PIN DESCRIPTION**

Pin Number	Pin Name	Pin Descriptions	
1	TEMP 1	NTC Thermistor Terminal 1	
2	TEMP 2	NTC Thermistor Terminal 2	
3	PHASE W SENSE	Source of HS W and Drain of LS W	
4	GATE HS W	Gate of HS phase W MOSFET	
5	GATE LS W	Gate of LS phase W MOSFET	
6	PHASE V SENSE	Source of HS V and Drain of LS V	
7	GATE HS V	Gate of HS phase V MOSFET	
8	GATE LS V	Gate of LS phase V MOSFET	
9	PHASE U SENSE	Source of HS U and Drain of LS U	
10	GATE HS U	Gate of HS phase U MOSFET	
11	VBAT SENSE	Drain of HS U, V and W MOSFET	
12	GATE LS U	Gate of LS phase U MOSFET	
13	SHUNT P	Source of LS U, V W MOSFETS / Shunt +	
14	SHUNT N	Negative shunt terminal (shunt –)	
15	VBAT	Positive battery terminal	
16	GND	Negative battery terminal	
17	PHASE U	otor phase U	
18	PHASE V	Motor phase V	
19	PHASE W	Motor phase W	




Figure 2. Internal Equivalent Circuit

### **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
BVDSS	D-S Breakdown Voltage (Inverter MOSFETs)	V <sub>GS</sub> =0, I <sub>D</sub> =250uA	40	-	_	V
Vgs	Gate to Source Voltage (Inverter MOSFETs)		-20	-	20	V
Vтн	Threshold Voltage (Inverter MOSFETs)	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA, T <sub>j</sub> =25°C	2.0	2.8	4.0	V
VsD	MOSFET Body Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =80A, T <sub>j</sub> =25°C		0.8	1.28	V
RDS(ON)Q1	Inverter High Side MOSFETs Q1 (See Note 4)	V <sub>GS</sub> =10V, I <sub>D</sub> =80A, T <sub>j</sub> =25°C	-	1.15	1.66	mΩ
RDS(ON)Q2	Inverter High Side MOSFETs Q2 (See Note 4)	V <sub>GS</sub> =10V, I <sub>D</sub> =80A, T <sub>j</sub> =25°C	-	1.22	1.73	mΩ
RDS(ON)Q3	Inverter High Side MOSFETs Q3 (See Note 4)	V <sub>GS</sub> =10V, I <sub>D</sub> =80A, T <sub>j</sub> =25°C	-	1.31	1.82	mΩ
RDS(ON)Q4	Inverter Low Side MOSFETs Q4 (See Note 4)	V <sub>GS</sub> =10V, I <sub>D</sub> =80A, T <sub>j</sub> =25°C	-	1.36	1.87	mΩ
RDS(ON)Q5	Inverter Low Side MOSFETs Q5 (See Note 4)	V <sub>GS</sub> =10V, I <sub>D</sub> =80A, T <sub>j</sub> =25°C	-	1.57	2.08	mΩ
RDS(ON)Q6	Inverter Low Side MOSFETs Q6 (See Note 4)	V <sub>GS</sub> =10V, I <sub>D</sub> =80A, T <sub>j</sub> =25°C	-	1.86	2.32	mΩ
IDSS	Inverter MOSFETs (UH,UL,VH,VL,WH,WL)	V <sub>GS</sub> =0V, V <sub>DS</sub> =32V, T <sub>j</sub> =25°C	-	-	1.0	μΑ
Igss	Inverter MOSFETs Gate to Source Leakage Current	V <sub>GS</sub> =±20V	-	-	±100	nA
Total lo	op resistance VLINK(+) - V0 (-)	V <sub>GS</sub> =10V,I <sub>D</sub> =80A,T <sub>j</sub> =25°C	-	4.69	5.5	mΩ
YNAMIC CHA	ARACTERISTICS					
C <sub>iss</sub>	Input Capacitance		-	15000	_	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	1250	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	685	-	pF
$R_{G}$	Gate Resistance	V <sub>GS</sub> = 0.5 V, f = 1 MHz	-	1.1	-	Ω
Q <sub>q(TOT)</sub>	Total Gate Charge at 10 V	$V_{GS} = 0 \text{ to } 10 \text{ V},$	_	215	280	nC

C <sub>iss</sub>	Input Capacitance		-	15000	-	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	1250	_	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	685	1	pF
$R_{G}$	Gate Resistance	V <sub>GS</sub> = 0.5 V, f = 1 MHz	1	1.1	-	Ω
Q <sub>g(TOT)</sub>	Total Gate Charge at 10 V	$V_{GS} = 0 \text{ to } 10 \text{ V},$ $V_{DD} = 20 \text{ V}, I_D = 35 \text{ A}, I_g = 1 \text{ mA}$	-	215	280	nC
Q <sub>g(TH)</sub>	Threshold Gate Charge	$V_{GS} = 0 \text{ to } 2 \text{ V},$ $V_{DD} = 20 \text{ V}, I_D = 35 \text{ A}, I_g = 1 \text{ mA}$	-	29	38	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		-	60	_	nC
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau	V <sub>DD</sub> = 20 V, I <sub>D</sub> = 35 A, I <sub>g</sub> = 1 mA	-	32	_	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		1	49	_	nC

# **TEMPERATURE SENSE** (NTC Thermistor)


Symbol	Test Conditions	Test Time	Min	Тур	Max	Unit
Voltage	Current = 1 mA, Temperature = 25°C	T = 0.5 ms	7.5	-	12	V

### **CURRENT SENSE RESISTOR**

	Symbol	Test Conditions	Test Time	Min	Тур	Max	Unit
Γ	Resistance	Current Sense resistor current = 80 A	T = 0.5 ms	0.46	-	0.53	mΩ

# **TYPICAL CHARACTERISTICS**

(Generated using MOSFETs assembled in a TO263 package, for reference purposes only.)




 $\begin{array}{c} \textbf{SOO} & \textbf{If R = 0} \\ \textbf{t}_{AV} = (L)(\textbf{I}_{AS})/(1.3\text{*RATED BV}_{DSS} - \textbf{V}_{DD}) \\ \textbf{If R = 0} \\ \textbf{t}_{AV} = (L/R) \textbf{In}[(\textbf{I}_{AS}\text{*R})/(1.3\text{*RATED BV}_{DSS} - \textbf{V}_{DD}) + 1] \\ \textbf{T}_{AV} = (L/R) \textbf{In}[(\textbf{I}_{AS}\text{*R})/(1.3\text{*RATED BV}_{DSS} - \textbf{V}_{DD}) + 1] \\ \textbf{STARTING T}_{J} = 25^{\circ}\text{C} \\ \textbf{STARTING T}_{J} = 150^{\circ}\text{C} \\ \textbf{T}_{AV}, \textbf{TIME IN AVALANCHE (ms)} \\ \end{array}$ 

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 3. Forward Bias Safe Operating Area









Figure 5. Transfer Characteristics

Figure 6. Saturation Characteristics







Figure 7. Drain to Source On-Resistance Variation vs Gate to Source Voltage

Figure 8. Normalized Drain to Source On Resistance vs Junction Temperature

### **TYPICAL CHARACTERISTICS**


(Generated using MOSFETs assembled in a TO263 package, for reference purposes only.)



1.15 NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE  $I_D = 250 \mu A$ 1.10 1.05 1.00 0.95 0.90 -80 0 40 80 120 160 200 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)

Figure 9. Normalized Gate Threshold Voltage vs Junction Temperature

Figure 10. Normalized Drain to Source Breakdown Voltage vs Junction Temperature







Figure 11. Capacitance vs Drain to Source Voltage

Figure 12. Gate Charge vs Gate to Source Voltage

### **MECHANICAL CHARACTERISTICS AND RATINGS**

		Limits			
Parameter	Condition	Min	Тур	Max	Unit
Device Flatness	Note Fig. 15	0	=	+150	um
Mounting Torque	Mounting Screw: - M3, Recommended 0.7 N.m	0.6	0.7	0.8	N.m
Weight		-	20	-	g




FLATNESS: MAX. 150 um

-. MEASURING AT INDICATING POINTS 1, 2, 3, AND 4 (BASED ON "0")

### ORDERING INFORMATION

Device Marking	Packing Type	Quantity
FTCO3V455A2	Tube	11

# 19LD APM PDD STD CASE MODCC



DOCUMENT NUMBER:	98AON13504G	Electronic versions are uncontrolle	'
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. versions are uncontrolled except when stam	
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	19LD APM PDD STD		PAGE 1 OF 2

ON	Semiconductor®	
		•

DOCUMENT NUMBER: 98AON13504G

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD MOD19BH TO ON SEMICONDUCTOR. REQ. BY D. GASTELUM.	30 NOV 2016

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative