LF441C
LF442C
LF444C

Low Power JFET Input Operational Amplifiers

These JFET input operational amplifiers are designed for low power applications. They feature high input impedance, low input bias current and low input offset current. Advanced design techniques allow for higher slew rates, gain bandwidth products and output swing. The LF441C device provides for the external null adjustment of input offset voltage.

These devices are specified over the commercial temperature range. All are available in plastic dual in–line and SOIC packages.

- Low Supply Current: 200 μA/Amplifier
- Low Input Bias Current: 5.0 pA
- High Gain Bandwidth: 2.0 MHz
- High Slew Rate: 6.0 V/μs
- High Input Impedance: 10^{12} Ω
- Large Output Voltage Swing: ±14 V
- Output Short Circuit Protection

LOW POWER JFET INPUT OPERATIONAL AMPLIFIERS

SEMICONDUCTOR TECHNICAL DATA



N SUFFIX
PLASTIC PACKAGE
CASE 626

D SUFFIX
PLASTIC PACKAGE
CASE 751
(SO–8)

PIN CONNECTIONS



(Single, Top View)



(Dual, Top View)

Representative Schematic Diagram
(Each Amplifier)



*Null adjustment pins for LF441 only.

LF441C input offset voltage null adjust circuit



N SUFFIX
PLASTIC PACKAGE
CASE 646



D SUFFIX
PLASTIC PACKAGE
CASE 751A
(SO–14)

PIN CONNECTIONS



(Quad, Top View)

ORDERING INFORMATION

Device	Function	Operating Temperature Range	Package
LF441CD LF441CN	Single	T_A = 0° to +70°C	SO–8 Plastic DIP
LF442CD LF442CN	Dual		SO–8 Plastic DIP
LF444CD LF444CN	Quad		SO–14 Plastic DIP

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (from V_{CC} to V_{EE})	V_S	+36	V
Input Differential Voltage Range (Note 1)	V_{IDR}	±30	V
Input Voltage Range (Notes 1 and 2)	V_{IR}	±15	V
Output Short Circuit Duration (Note 3)	t_{SC}	Indefinite	sec
Operating Junction Temperature (Note 3)	T_J	+150	°C
Storage Temperature Range	T_{stg}	–60 to +150	°C

NOTES: 1. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
2. The magnitude of the input voltage must never exceed the magnitude of the supply or 15 V, whichever is less.
3. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded (see Figure 1).

DC ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = –15 V, T_A = 0° to 70°C, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Input Offset Voltage (R_S = 10 kΩ, V_O = 0 V)	V_{IO}				mV
Single: T_A = +25°C		–	3.0	5.0	
T_A = 0° to +70°C		–	–	7.5	
Dual: T_A = +25°C		–	3.0	5.0	
T_A = 0° to +70°C		–	–	7.5	
Quad: T_A = +25°C		–	3.0	10	
T_A = 0° to +70°C		–	–	12	
Average Temperature Coefficient of Offset Voltage (R_S = 10 kΩ, V_O = 0 V)	$\Delta V_{IO}/\Delta T$	–	10	–	μV/°C
Input Offset Current (V_{CM} = 0 V, V_O = 0 V)	I_{IO}				
T_A = +25°C		–	0.5	50	pA
T_A = 0° to +70°C		–	–	1.5	nA
Input Bias Current (V_{CM} = 0 V, V_O = 0 V)	I_{IB}				
T_A = +25°C		–	3.0	100	pA
T_A = 0° to +70°C		–	–	3.0	nA
Common Mode Input Voltage Range (T_A = +25°C)	V_{ICR}	–	+14.5	+11	V
		–11	–12	–	
Large Signal Voltage Gain (V_O = ±10 V, R_L = 10 kΩ)	A_{VOL}				V/mV
T_A = +25°C		25	60	–	
T_A = 0° to +70°C		15	–	–	
Output Voltage Swing (R_L = 10 kΩ)	V_O +	+12	+14	–	V
	V_O –	–	–14	–12	
Common Mode Rejection ($R_S \le$ 10 kΩ, $V_{CM} = V_{ICR}$, V_O = 0 V)	CMR	70	86	–	dB
Power Supply Rejection (R_S = 100 Ω, V_{CM} = 0 V, V_O = 0 V)	PSR	70	84	–	dB
Power Supply Current (No Load, V_O = 0 V)	I_D				μA
Single		–	200	250	
Dual		–	400	500	
Quad		–	800	1000	

AC ELECTRICAL CHARACTERISTICS (V_{CC} = +15 V, V_{EE} = –15 V, T_A = +25°C, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Slew Rate (V_{in} = –10 V to +10 V, R_L = 10 kΩ, C_L = 10 pF, A_V = +1.0)	SR	0.6	6.0	–	V/ μs
Settling Time To within 10 mV (A_V = –1.0, R_L = 10 kΩ, V_O = 0 V to +10 V) To within 1.0 mV	t_s	– –	1.6 2.2	– –	μs
Gain Bandwidth Product (f = 200 kHz)	GBW	0.6	2.0	–	MHz
Equivalent Input Noise Voltage (R_S = 100 Ω, f = 1.0 kHz)	e_n	–	47	–	nV/√Hz
Equivalent Input Noise Current (f = 1.0 kHz)	i_n	–	0.01	–	pA/√Hz
Input Resistance	R_i	–	10^{12}	–	Ω
Channel Separation (f = 1.0 Hz to 20 kHz)	CS	–	120	–	dB

Figure 1. Maximum Power Dissipation versus Temperature for Package Variations



Figure 2. Input Bias Current versus Input Common Mode Voltage



Figure 3. Input Bias Current versus Temperature



Figure 4. Supply Current versus Supply Voltage



Figure 5. Positive Input Common Mode Voltage Range versus Positive Supply Voltage



Figure 6. Negative Input Common Mode Voltage Range versus Negative Supply Voltage



Figure 7. Output Voltage versus Output Source Current



Figure 8. Output Voltage versus Output Sink Current



Figure 9. Output Voltage Swing versus Supply Voltage



Figure 10. Output Voltage Swing versus Load Resistance



Figure 11. Normalized Gain Bandwidth Product versus Temperature



Figure 12. Open Loop Voltage Gain and Phase versus Frequency



Figure 13. Slew Rate versus Temperature



Figure 14. Total Output Distortion versus Frequency



Figure 15. Output Voltage Swing versus Frequency



Figure 16. Open Loop Voltage Gain versus Frequency



Figure 17. Common Mode Rejection versus Frequency



Figure 18. Power Supply Rejection versus Frequency



Figure 19. Input Noise Voltage versus Frequency



Figure 20. Open Loop Voltage Gain versus Supply Voltage



Figure 21. Output Impedance versus Frequency



Figure 22. Inverter Settling Time



SMALL SIGNAL RESPONSE

Figure 23. Inverting



Figure 24. Noninverting



LARGE SIGNAL RESPONSE

Figure 25. Inverting



Figure 26. Noninverting



OUTLINE DIMENSIONS

N SUFFIX
PLASTIC PACKAGE
CASE 626–05
ISSUE K



NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	9.40	10.16	0.370	0.400
B	6.10	6.60	0.240	0.260
C	3.94	4.45	0.155	0.175
D	0.38	0.51	0.015	0.020
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	0.76	1.27	0.030	0.050
J	0.20	0.30	0.008	0.012
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	---	10°	---	10°
N	0.76	1.01	0.030	0.040

D SUFFIX
PLASTIC PACKAGE
CASE 751–05
(SO–8)
ISSUE R



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. DIMENSIONS ARE IN MILLIMETERS.
3. DIMENSION D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS	
DIM	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.25
θ	0°	7°

OUTLINE DIMENSIONS

N SUFFIX
PLASTIC PACKAGE
CASE 646–06
ISSUE L



NOTES:
1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
4. ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.715	0.770	18.16	19.56
B	0.240	0.260	6.10	6.60
C	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100 BSC		2.54 BSC	
H	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.300 BSC		7.62 BSC	
M	0°	10°	0°	10°
N	0.015	0.039	0.39	1.01

D SUFFIX
PLASTIC PACKAGE
CASE 751A–03
(SO–14)
ISSUE F



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local
Sales Representative.