Low Voltage Rail-To-Rail Sleep Mode Operational Amplifier

The MC33304 is a monolithic bipolar operational amplifier. This low voltage rail-to-rail amplifier has both a rail-to-rail input and output stage, with high output current capability. In sleep mode, the micropower amplifier is active and waiting for an input signal. When a signal is applied, causing the amplifier to source or sink $\geq 200 \ \mu A$ (typically) to the load, it will automatically switch to the awake mode (supplying up to 70 mA to the load). When the output current drops below 90 μA , the amplifier automatically returns to the sleep mode.

Excellent performance can be achieved as an audio amplifier. This is due to the amplifier's low noise and low distortion. A delay circuit is incorporated to prevent crossover distortion.

- Ideal for Battery Applications
- Full Output Signal (No Distortion) for Battery Applications Down to ±0.9 VDC.
- Single Supply Operation (+1.8 to +12 V)
- Rail–To–Rail Performance on <u>Both</u> the Input and Output
- Output Voltages Swings Typically within 100 mV of Both Rails $(R_L = 1.0 \text{ m}\Omega)$
- Two States: "Sleep Mode" (Micropower, $I_D = 110 \mu A/Amp$) and "Awake Mode" (High Performance, $I_D = 1200 \mu A/Amp$)
- Automatic Return to Sleep Mode when Output Current Drops Below Threshold, Allowing a Fully Functional Micropower Amplifier
- Independent Sleep Mode Function for Each Amplifier
- No Phase Reversal on the Output for Overdriven Input Signals
- High Output Current (70 mA typically)
- 600 Ω Drive Capability
- Standard Pinouts; No Additional Pins or Components Required
- Drop-In Replacement for Many Other Quad Operational Amplifiers
- Similar to MC33201, MC33202 and MC33204 Family
- The MC33304 Amplifier is Offered in the Plastic DIP or SOIC Package (P and D Suffixes)



ON Semiconductor

http://onsemi.com



PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping
MC33304D	SO-14	55 Units/Rail
MC33304DR2	SO-14	2500 Tape & Reel
MC33304P	PDIP-14	25 Units/Rail

TYPICAL DC ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$)

Characteristic	V _{CC} = 2.0 V	V _{CC} = 3.3 V	V _{CC} = 5.0 V	Unit
Input Offset Voltage				mV
V _{IO(max)} MC33304	±10	±10	±10	
Output Voltage Swing				
V _{OH} (R _L = 600 Ω)	1.85	3.10	4.75	V _{min}
V _{OL} (R _L = 600 Ω)	0.15	0.15	0.15	V _{max}
Power Supply Current per Amplifier (I _D)				
Awake mode	1.625	1.625	1.625	mA
Sleep mode	140	140	140	μΑ

Specifications are for reference only and not necessarily guaranteed. V_{EE} = GND.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (V _{CC} to V _{EE})	Vs	+16	V
ESD Protection Voltage at Any Pin Human Body Model	V _{ESD}	2000	V
Voltage at Any Device Pin (Note 2)	V _{DP}	$V_{S} \pm 0.5$	V
Input Differential Voltage Range	V _{IDR}	(Notes 1 and 2)	V
Output Short Circuit Duration	ts	Indefinite (Note 3)	sec
Maximum Junction Temperature		+150	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Maximum Power Dissipation	P _D O	(Note 5)	mW
RECOMMENDED OPERATING CONDITIONS	IS ON INT		

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vs				V
Single Supply		1.8	-	12	
Split Supplies		±0.9	-	±6.0	
Input Voltage Range, Sleep mode and Awake mode	V _{ICR}	V_{EE}	-	V _{CC}	V
Ambient Operating Temperature Range	T _A	-40	-	+105	°C

1. The differential input voltage of each amplifier is limited by two internal diodes. The diodes are connected across the inputs in parallel and opposite to each other. For more differential input voltage range, use current limiting resistors in series with the input pins.

2. The common-mode input voltage range of each amplifier is limited by diodes connected from the inputs to both power supply rails. Therefore, the voltage on either input must not exceed supply rail by more than ±500 mV.

3. Simultaneous short circuits of two or more amplifiers to the positive or negative rail can exceed the power dissipation ratings and cause eventual failure of the device.

4. Rail-to-rail performance is achieved at the input of the amplifier by using parallel NPN-PNP differential stages. When the inputs are near the negative rail (V_{EE} < V_{CM} < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < V_{CM} < V_{CC}), the NPN stage is on. This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.

5. Power dissipation must be considered to ensure maximum junction (T_J) is not exceeded. (See Figure 2)

6. When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 kΩ and 10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary. (The output could be tied directly to the negative input.)

DC ELECTRICAL CHARACTERISTICS	$(V_{CC} = +5.0 \text{ V}, V_{EE} = \text{GND}, \text{T}_{A} = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$
-------------------------------	--

Characteristic	Symbol	Min	Тур	Max	Unit
Input Offset Voltage (V _{CM} = 0 V, V _O = 0 V) (Note 4)	V _{IO}				mV
Sleep mode and Awake mode		10	0.7	.10	
$T_A = 25^{\circ}C$ $T_{\Delta} = -40^{\circ} \text{ to } +105^{\circ}C$		-10 -13	0.7	+10 +13	
($R_s = 50 \Omega$, $V_{CM} = 0 V$, $V_0 = 0 V$)	Δν 0/Δ1				μV/°C
$T_A = -40^\circ$ to +105°C, Sleep mode and Awake mode		-	2.0	-	
Input Bias Current (V _{CM} = 0 V, V _O = 0 V) (Note 4)	I _{IB}				nA
Awake mode					
$I_A = 25^{\circ}C$ T ₁ = 40° to 1105°C		-	90	+200	
$T_A = -40$ to +105 C		_	_	+500	
Input Offset Current ($V_{CM} = 0 V$, $V_O = 0 V$) (Note 4) Awake mode	l'iol				nA
$T_{A} = 25^{\circ}C$		_	3.1	+50	
$T_{A} = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		-	-	+100	
Large Signal Voltage Gain (V _{CC} = +5.0 V, V _{EE} = -5.0 V)	A _{VOL}			A A	dB
Awake mode, $R_L = 600 \Omega$					
$T_A = 25^{\circ}C$ T ₁ = 40° to 1105°C		90 95	116	-	
$T_A = -40$ to +100 C	0000		-	-	
Power Supply Rejection Hatio, Awake mode	PSRR	65	90	<u> </u>	dB
Output Short Circuit Current (Awake mode)	I _{SC}				mA
Source		-200	-89	-50	
Sink	60	+50	+89	+200	
Output Transition Current, Source/Sink	0				μA
Sleep mode to Awake mode, V_{CC} = +1.0 V, V_{EE} = -1.0 V	Олтни	$\mathcal{O} \neq \mathcal{O}$	-	200	
Awake mode to Sleep mode, V_{CC} = +5.0 V, V_{EE} -5.0 V	II _{TH2}	90	-	-	
Output Voltage Swing (V _{ID} = ±0.2 V)					V
Sleep mode $V_{00} = \pm 5.0 \text{ V} \text{ V}_{cc} = 0.0 \text{ B}_{c} = 1.0 \text{ MO}$	Vou	4 90	4 97	_	
$V_{CC} = 0.0$ V, $V_{EE} = -5.0$ V, $R_L = 1.0$ M Ω	VOH	-	-4.96	-4.90	
$V_{CC} = +2.0 \text{ V}, \text{ V}_{EE} = 0 \text{ V}, \text{ R}_{L} = 1.0 \text{ M}\Omega$	VOH	1.90	1.98	-	
V_{CC} = 0 V, V_{EE} = -2.0 V, R_L = 1.0 M Ω	V _{OL}	-	-1.97	-1.90	
Awake mode	Veri	4 75	4 96		
$V_{CC} = +5.0 \text{ V}, V_{EE} = 0 \text{ V}, \text{ R}_{L} = 600 \Omega$	VOH Voi	4.75	4.80 -4.85	-4 75	
$V_{CC} = +2.0 \text{ V}, \text{ V}_{EE} = 0 \text{ V}, \text{ R}_{I} = 600 \Omega$	V _{OH}	1.85	1.91	-	
$V_{CC} = 0 \text{ V}, \text{ V}_{EE} = -2.0 \text{ V}, \text{ R}_{L} = 600 \Omega$	V _{OL}	-	-1.90	-1.85	
V_{CC} = +2.5 V, V_{EE} = -2.5 V, R_L = 600 Ω	V _{OH}	-	2.41	-	
$V_{\rm CC}$ = +2.5 V, $V_{\rm EE}$ = -2.5 V, $R_{\rm L}$ = 600 Ω	V _{OL}	-	-2.40	-	
Common Mode Rejection Ratio	CMRR	60	90	-	dB
Power Supply Current (per Amplifier)	I _D				μΑ
Sleep mode $V_{00} = \pm 2.0 \text{ V}$ $V_{00} = -0.0 \text{ V}$ $T_{10} = \pm 25^{\circ} \text{ C}$			85		
$V_{CC} = +2.5 \text{ V}, \text{ V}_{EE} = -2.5 \text{ V}$ $T_A = +25^{\circ}\text{C}$		_	110	140	
$T_{A} = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		-	-	150	
$V_{CC} = +12 \text{ V}, \text{ V}_{EE} = 0 \text{ V}$ $T_{A} = +25^{\circ}\text{C}$		-	125	-	
Awake mode $V_{00} = +2.5 V$ $V_{00} = +2.5 V$ $T_{10} = +25^{\circ}C$			1200	1625	
$T_A = -40^{\circ} \text{ to } +105^{\circ}\text{C}$		_	-	1750	
Thermal Resistance	<u>θ.</u> ,				°C/W
SOIC	∽JA	-	145	-	5,
Plastic DIP		-	75	-	

4. Rail-to-rail performance is achieved at the input of the amplifier by using parallel NPN-PNP differential stages. When the inputs are near the negative rail (V_{EE} < V_{CM} < 800 mV), the PNP stage is on. When the inputs are above 800 mV (i.e. 800 mV < V_{CM} < V_{CC}), the NPN stage is on. This switching of the input pairs will cause a reversal of input bias current. Slight changes in the input offset voltage will be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.

Characteristic	Symbol	Min	Тур	Max	Unit
Slew Rate (V _{CC} = +2.5 V, V _{EE} = -2.5 V, A _V = +1.0) (Note 6) Awake mode	SR	0.5	0.89	_	V/μs
Gain Bandwidth Product (f = 100 kHz) Awake mode	GBW	_	2.2	_	MHz
Gain Margin (C _L = 0 pF) Awake mode Sleep mode (R _L = 1.0 kΩ)	A _m		6.0 9.0		dB
Phase Margin (R _L = 1.0 k Ω , V _O = 0 V, C _L = 0 pF) Awake mode Sleep mode	φ _m	-	40 60		Deg
Sleep mode to Awake mode Transition Time R_L = 600 Ω R_L = 10 k	t _{tr1}	-	4.0 12	-	μsec
Awake mode to Sleep mode Transition Time	t _{tr2}	-	1.5	•	sec
Channel Separation (f = 1.0 kHz) Awake mode	CS	-	100	0	dB
Power Bandwidth (V _O = 4.0 V _{pp} , R _L = 2.0 kΩ, THD \leq 1.0%) Awake mode	BWp	7,	28	-	kHz
Distortion (V _O = 2.0 V _{pp} , A _V = +1.0) Awake mode (f = 10 kHz) Sleep mode (f = 1.0 kHz, R _L = Infinite)	THD		0.009 0.007		%
Open Loop Output Impedance (V _O = 0 V, f = 2.0 MHz, A _V = +10, I _Q = 10 μA) Awake mode Sleep mode	IZ ₀	ENTOP	100 1000		Ω
Differential Input Impedance (V _{CM} = 0 V) Awake mode Sleep mode	RN	-	200 1300		kΩ
Differential Input Capacitance (V _{CM} = 0 V) Awake mode Sleep mode	C _{IN}		8.0 0.4		pF
Equivalent Input Noise Voltage ($R_S = 100 \Omega$, f = 1.0 kHz) Awake mode Sleep mode	e _n		15 60		nV∕√Hz
Equivalent Input Noise Current (f = 1.0 kHz) Awake mode Sleep mode	in		0.22 0.20		pA/\/Hz

AC ELECTRICAL CHARACTERISTICS	$(V_{CC} = +6.0 \text{ V}, V_{EE} = -6.0 \text{ V}, \text{R}_{L} = 600 \Omega,$	$T_A = 25^{\circ}C$, unless otherwise noted.)
-------------------------------	---	--

6. When connected as a voltage follower and used in transient conditions, a current limiting resistor may be needed between the output and the inverting input. This is because of the back to back diodes clamped across the inputs. The value of this resistor should be between 1.0 kΩ and 10 kΩ. If the amplifier does not become slew rate limited and is processing low frequency waveforms, then no resistor would be necessary. (The output could be tied directly to the negative input.)



DEVICE DESCRIPTION

The MC33304 will begin to function at power supply voltages as low as $V_S = \pm 0.8$ V. The device has the ability to swing rail-to-rail on both the input and the output. Since the common mode input voltage range extends from V_{CC} to V_{EE} , it can be operated with either single or split voltage supplies. The MC33304 is guaranteed not to latch up or phase reverse over the entire common mode range. However, the output could go into phase reversal state if input voltage is set higher than +V_{CC} or -V_{EE}.

When power is initially applied, the part may start to operate in the awake mode. This occurs because of bias currents being generated from the charging of the internal capacitors. When this occurs, the user will have to wait approximately 1.5 seconds before the device will switch back to the sleep mode.

The amplifier is designed to switch from sleep mode to awake mode whenever the output current exceeds a preset current threshold (I_{TH}) of approximately 200 μ A. As a result, the output switching threshold voltage (V_{ST}) is controlled by the output loading resistance (R_L). Large valued load resistors require a large output voltage to switch, but reduce unwanted transitions to the awake mode.

Most of the transition time is consumed slewing in the sleep mode until V_{ST} is reached, therefore, small values of R_L allow rapid transition to the awake mode. The output switching threshold voltage (V_{ST}) is higher for the larger values of R_L , requiring the amplifier to slew longer in the slower sleep mode state before switching to the awake mode.

Although typically 200 µA, I_{TH} varies with supply voltage, temperature and the load resistance. Generally, any current loading on the output which causes a current greater

than I_{TH} to flow will switch the amplifier into the awake mode. This includes transition currents like those generated by charging load capacitances. In fact, the maximum capacitance that can be driven while attempting to remain in the sleep mode is approximately 300 pF.

The awake mode to sleep mode transition time is controlled by an internal delay circuit, which is necessary to prevent the amplifier from going to sleep during every zero crossing of the output waveform. This delay circuit also eliminates the crossover distortion commonly found in micropower amplifiers.

The MC33304 rail-to-rail sleep mode operational amplifier is unique in its ability to swing rail-to-rail on both the input and output using a bipolar design. This offers a low noise and wide common mode input voltage range. Since the common mode input voltage range extends from V_{CC} to V_{EE} , it can be operated with either single or split voltage supplies.

Rail-to-rail performance is achieved at the input of the amplifiers by using parallel NPN-PNP differential input stages. When the inputs are within 800 mV of the negative rail, the PNP stage is on. When the inputs are more than 800 mV above V_{EE} , the NPN stage is on. This switching of input pairs will cause a reversal of input bias currents. Also, slight differences in offset voltage may be noted between the NPN and PNP pairs. Cross-coupling techniques have been used to keep this change to a minimum.

In addition to the rail-to-rail performance, the output stage is current boosted to provide enough output current to drive 600 Ω loads. Because of this high current capability, care should be taken not to exceed the 150°C maximum junction temperature specification.











PACKAGE DIMENSIONS

PDIP-14 P SUFFIX CASE 646-06 ISSUE M



ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative