Advance Information

Dual 4-Bit Binary Ripple Counter

The MC74VHCT393A is an advanced high speed CMOS dual 4-bit binary ripple counter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

This device consists of two independent 4-bit binary ripple counters with parallel outputs from each counter stage. A $\div 256$ counter can be obtained by cascading the two binary counters.

Internal flip-flops are triggered by high-to-low transitions of the clock input. Reset for the counters is asynchronous and active-high. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used as clocks or as strobes except when gated with the Clock of the VHC393.

The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V because it has full 5 V CMOS level output swings.

The VHCT393A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $V_{CC} = 0$ V. These input and output structures help prevent device destruction caused by supply voltage—input/output voltage mismatch, battery backup, hot insertion, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output., The inputs tolerate voltages up to 7 V, allowing the interface of 5 V systems to 3 V systems.

- High Speed: $f_{max} = 170MHz$ (Typ) at $V_{CC} = 5V$
- Low Power Dissipation: $I_{CC} = 4\mu A$ (Max) at $T_A = 25^{\circ}C$
- TTL-Compatible Inputs: $V_{IL} = 0.8 \text{ V}$; $V_{IH} = 2.0 \text{ V}$
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Designed for 2V to 5.5V Operating Range
- Low Noise: $V_{OLP} = 0.8V$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V

PIN ASSIGNMENT

			_
CP1	1 ●	14	v _{cc}
RD1	2	13	þ
1QA [3	12	RD2
1QB [4	11	2QA
1QC [5	10	2QB
1QD [6	9] 2Q
GND [7	8] Şad

This document contains information on a new product. Specifications and information herein are subject to change without notice.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS





TESOR 14


TSSOP-14 DT SUFFIX CASE 948G

A = Assembly Location
WL = Wafer Lot

Y = Year WW = Work Week



SOIC EIAJ-14 M SUFFIX CASE 965



A = Assembly Location


L = Wafer Lot Y = Year

W = Work Week

ORDERING INFORMATION

Device	Package	Shipping
MC74VHCT393AD	SOIC-16	55 Units/Rail
MC74VHCT393ADR2	SOIC-16	1000 Units/Reel
MC74VHCT393ADT	TSSOP-16	96 Units/Rail
MC74VHCT393ADTR2	TSSOP-16	2500 Units/Reel
MC74VHCT393AM	SOIC EIAJ-16	50 Units/Rail
MC74VHCT393AMEL	SOIC EIAJ-16	2000 Units/Reel


LOGIC DIAGRAM




FUNCTION TABLE

Inp	uts	
Clock	Reset	Outputs
X	Н	L
Н	L	No Change
L	L	No Change
1	L	No Change
↓	L	Next State

IEC LOGIC SYMBOL





MAXIMUM RATINGS*

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		- 0.5 to + 7.0	V
V _{IN}	DC Input Voltage		- 0.5 to + 7.0	V
V _{OUT}	DC Output Voltage		-0.5 to V_{CC} + 0.5	V
I _{IK}	Input Diode Current		- 20	mA
I _{OK}	Output Diode Current		±[2 0	mA
I _{OUT}	DC Output Current, per Pin		±[2 5	mA
I _{CC}	DC Supply Current, V _{CC} and GN	ND Pins	±[7 5	mA
P _D	Power Dissipation in Still Air,	SOIC Packages† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature		- 65 to + 150	°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

may occi adversely condition: †Derating -	ur. Exposure to these conditions or conditions beyond affect device reliability. Functional operation under absols is not implied. — SOIC Packages: – 7 mW/°C from 65° to 125°C TSSOP Package: – 6.1 mW/°C from 65° to 125°C	those ir	ndicated	may	E NO ON
Symbol	Parameter	Min	Max	Unit	CONTIN
V _{CC}	DC Supply Voltage	2.0	5.5	V	
V _{IN}	DC Input Voltage	0	5.5	V	Pil
V _{OUT}	DC Output Voltage	0	V_{CC}	V	60
T _A	Operating Temperature	- 55	+ 125	°C	•
t _r , t _f	Input Rise and Fall Time V _{CC} = 5.0 V ± 0.5 V	0	20	ns/V	

The θ_{JA} of the package is equal to 1/Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 1. Failure Rate vs. Time **Junction Temperature**

⁻ SOIC Packages: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS

			V _{CC}		T _A = 25°C	;	T _A = s	≤ 85°C	T _A = ≤	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		3.0 4.5 5.5	1.2 2.0 2.0			1.2 2.0 2.0		1.2 2.0 2.0		V
V _{IL}	Maximum Low-Level Input Voltage		3.0 4.5 5.5			0.53 0.8 0.8		0.53 0.8 0.8		0.53 0.8 0.8	V
V _{OH}	Minimum High-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \mu A$	3.0 4.5	2.9 4.4	3.0 4.5		2.9 4.4		2.9 4.4		V
	$V_{IN} = V_{IH}$ or V_{IL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		-
V _{OL}	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 50 \mu A$	3.0 4.5		0.0 0.0	0.1 0.1		0.1 0.1		0.1 0.1	V
	$V_{IN} = V_{IH}$ or V_{IL}	V _{IN} = V _{IH} or V _{IL} I _{OL} = 4 mA I _{OL} = 8 mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	-
I _{IN}	Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 5.5			±[0.1		±[1.0		±[1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5			2.0		40.0		40.0	μΑ
I _{CCT}	Quiescent Supply Current	Input: V _{IN} = 3.4 V	5.5			1.35		1.50		1.50	mA
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5 V	0.0			0.5		5.0		5.0	mA

					T _A = 25°C	;	T _A = ≤	85°C	T _A = ≤	125°C	
Symbol	Parameter	Test Condit	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
f _{max}	Maximum Clock Frequency (50%	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$	75 45	120 65		65 35		65 35		MHz
	Duty Cycle)	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$	125 85	170 115		105 75		105 75		
t _{PLH} , t _{PHL}	Maximum Propagation Delay, CP to QA	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		8.6 11.1	13.2 16.7	1.0 1.0	15.5 19.0	1.0 1.0	15.5 19.0	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		5.8 7.3	8.5 10.5	1.0 1.0	10.0 12.0	1.0 1.0	10.0 12.0	
t _{PLH} , t _{PHL}	Maximum Propagation Delay,	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		10.2 12.7	15.8 19.3	1.0 1.0	18.5 22.0	1.0 1.0	18.5 ns 22.0	ns
	CP to QB	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		6.8 8.3	9.8 11.8	1.0 1.0	11.5 13.5	1.0 1.0	11.5 13.5	
t _{PLH} , t _{PHL}	Maximum Propagation Delay,	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		11.7 14.2	18.0 21.5	1.0 1.0	21.0 24.5	1.0 1.0	21.0 24.5	ns
	CP to QC	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		7.7 9.2	11.2 13.2	1.0 1.0	13.0 15.0	1.0 1.0	13.0 15.0	
t _{PLH} , t _{PHL}	Maximum Propagation Delay,	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15pF C _L = 50pF		13.0 15.5	19.7 23.2	1.0 1.0	23.0 26.5	1.0 1.0	23.0 26.5	ns
	CP to QD	$V_{CC} = 5.0 \pm 0.5 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		8.5 10.0	12.5 14.5	1.0 1.0	14.5 16.5	1.0 1.0	14.5 16.5	

AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0 \text{ ns}$)

					T _A = 25°C	;	T _A = ≤	85°C	T _A = ≤	125°C	
Symbol	Parameter	Test Condit	ions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PHL}	Maximum Propagation Delay,	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		7.9 10.4	12.3 15.8	1.0 1.0	14.5 18.0	1.0 1.0	14.5 18.0	ns
	RD to QN	V _{CC} = 5.0 ± 0.5 V	C _L = 15pF C _L = 50pF		5.4 6.9	8.1 10.1	1.0 1.0	9.5 11.5	1.0 1.0	9.5 11.5	ns
t _{OSLH} , t _{OSHL}	Output to Output Skew	V _{CC} = 3.3 ± 0.3 V (Note 1)	C _L = 50pF			1.5		1.5		1.5	pF
		V _{CC} = 5.0 ± 0.5 V (Note 1)	C _L = 50pF			1.0		1.0		1.0	pF
C _{IN}	Maximum Input Capacitance				4	10		10		10	pF

		Typical @ 25°C, V _{CC} = 5.0V	
C_{PD}	Power Dissipation Capacitance (Note 2)	23	pF

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 5.0$ V)

		* * * * * * * * * *	T _A =	25°C	
Symbol	Parameter	COV MIC	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	03 6111 0	0.5	0.8	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	0, 2, 0,	- 0.5	- 0.8	V
V_{IHD}	Minimum High Level Dynamic Input Voltage	15 07 121		2.0	V
V_{ILD}	Maximum Low Level Dynamic Input Voltage	~ A		0.8	V


TIMING REQUIREMENTS (Input $t_r = t_f = 3.0 \text{ns}$)

		12.00	T _A	= 25°C	T _A = ≤ 85°C	T _A = ≤ 125°C	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Limit	Unit
t _w	Minimum Pulse Width, CP	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		5.0 5.0	5.0 5.0	5.0 5.0	ns
t _w	Minimum Pulse Width, RD	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		5.0 5.0	5.0 5.0	5.0 5.0	ns
t _{rec}	Minimum Recovery Time, RD to \overline{CP}	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		5.0 4.0	5.0 4.0	5.0 4.0	ns
t _r , t _f	Minimum Input Rise and Fall Times	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \pm 0.5 \text{ V}$		330 100	330 100	330 100	ns

^{1.} Parameter guaranteed by design. t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PLHn}|.

2. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: l_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

SWITCHING WAVEFORMS








Figure 2.

Figure 3.



TIMING DIAGRAM




COUNT SEQUENCE

	Outputs			.d., .
Count	QD	QC	QB	QA
0	L	L	L	Ł
1		L	- D	H
2	L	L	CH	
3	L	L	O H	Н
4	L	H C	, r.	
5				H
6 7	L	H	OH !	L
	l :	H	Н	Н
8 9	H H		(5)	L H
10	H		Н	L
11	H	4. 4	Н	Н
12	H		1	Ë
13	SHO	H	Ĺ	H
14	Н	H	H	L
15	H	Н	Н	Н
PLEASE	RESE			

PACKAGE DIMENSIONS


SOIC-14 **D SUFFIX** CASE 751A-03 ISSUE F



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27 BSC		0.050 BSC		
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

TSSOP-14 DT SUFFIX CASE 948G-01 ISSUE O




- NOTES:
 1 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15
- 0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD
 FLASH OR PROTRUSION. INTERLEAD FLASH OR
 PROTRUSION SHALL NOT EXCEED
- 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 TERMINAL NUMBERS ARE SHOWN FOR
 REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED
- AT DATUM PLANE -W-

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
M	0°	8°	0°	8°	

PACKAGE DIMENSIONS

SOIC EIAJ-14 **M SUFFIX** CASE 965-01 **ISSUE O**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- 2. CONTROLLING DIMENSION: MILLIMETER
- . DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 . TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

 THE LEAD WIDTH DIMENSION (b) DOES NOT
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	-	2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
C	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E	5.10	5.45	0.201	0.215	
е	1.27 BSC		0.050 BSC		
HE	7.40	8.20	0.291	0.323	
0.50	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	°	10°	0 °	10°	
Q_1	0.70	0.90	0.028	0.035	
Z		1.42		0.056	

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative