

MJD13003

High Voltage SWITCHMODE™ Series DPAK For Surface Mount Applications

This device is designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. It is particularly suited for 115 and 220 V SWITCHMODE applications such as switching regulators, inverters, motor controls, solenoid/relay drivers and deflection circuits.

- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Straight Lead Version in Plastic Sleeves (“-1” Suffix)
- Lead Formed Version in 16 mm Tape and Reel (“T4” Suffix)
- Reverse Biased SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 0.5 to 1.5 Amp, 25 and 100°C ...
 t_c @ 1.0 A,
 100°C is 290 ns (Typ)
- 700 V Blocking Capability
- Switching and SOA Applications Information
- Electrically Similar to the Popular MJE13003

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|----------------|----------------|-----------------------------|
| Collector-Emitter Voltage | $V_{CEO(sus)}$ | 400 | Vdc |
| Collector-Emitter Voltage | V_{CEV} | 700 | Vdc |
| Emitter Base Voltage | V_{EBO} | 9 | Vdc |
| Collector Current — Continuous | I_C | 1.5 | Adc |
| — Peak (1) | I_{CM} | 3 | |
| Base Current — Continuous | I_B | 0.75 | Adc |
| — Peak (1) | I_{BM} | 1.5 | |
| Emitter Current — Continuous | I_E | 2.25 | Adc |
| — Peak (1) | I_{EM} | 4.5 | |
| Total Power Dissipation @ $T_A = 25^\circ\text{C}$ (2) Derate above 25°C | P_D | 1.56 0.0125 | Watts $W/^\circ\text{C}$ |
| Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C | P_D | 15 0.12 | Watts $W/^\circ\text{C}$ |
| Operating and Storage Junction Temperature Range | T_J, T_{stg} | -65 to +150 | $^\circ\text{C}$ |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
|--|-----------------|------|--------------------|
| Thermal Resistance, Junction to Case | $R_{\theta JC}$ | 8.33 | $^\circ\text{C/W}$ |
| Thermal Resistance, Junction to Ambient (2) | $R_{\theta JA}$ | 80 | $^\circ\text{C/W}$ |
| Maximum Lead Temperature for Soldering Purposes | T_L | 260 | $^\circ\text{C}$ |


- (1) Pulse Test: Pulse Width = 5 ms, Duty Cycle $\leq 10\%$.
 (2) When surface mounted on minimum pad sizes recommended.




ON Semiconductor®

<http://onsemi.com>

**NPN SILICON
POWER TRANSISTOR
1.5 AMPERES
400 VOLTS, 15 WATTS**




CASE 369A-13



CASE 369-07

MINIMUM PAD SIZES RECOMMENDED FOR SURFACE MOUNTED APPLICATIONS



MJD13003

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|-----------------------|-----|-----|----------|------|
| OFF CHARACTERISTICS (1) | | | | | |
| Collector–Emitter Sustaining Voltage (I _C = 10 mA, I _B = 0) | V _{CEO(sus)} | 400 | — | — | Vdc |
| Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C) | I _{CEV} | — | — | 0.1 2 | mAdc |
| Emitter Cutoff Current (V _{EB} = 9 Vdc, I _C = 0) | I _{EBO} | — | — | 1 | mAdc |

SECOND BREAKDOWN

| | | | | |
|---|------------------|---------------|--|--|
| Second Breakdown Collector Current with Base Forward Biased | I _{S/b} | See Figure 11 | | |
| Clamped Inductive SOA with Base Reverse Biased | RBSOA | See Figure 12 | | |

ON CHARACTERISTICS (1)

| | | | | | |
|--|----------------------|------------------|------------------|--------------------|-----|
| DC Current Gain (I _C = 0.5 Adc, V _{CE} = 2 Vdc) (I _C = 1 Adc, V _{CE} = 2 Vdc) | h _{FE} | 8 5 | — — | 40 25 | — |
| Collector–Emitter Saturation Voltage (I _C = 0.5 Adc, I _B = 0.1 Adc) (I _C = 1 Adc, I _B = 0.25 Adc) (I _C = 1.5 Adc, I _B = 0.5 Adc) (I _C = 1 Adc, I _B = 0.25 Adc, T _C = 100°C) | V _{CE(sat)} | — — — — | — — — — | 0.5 1 3 1 | Vdc |
| Base–Emitter Saturation Voltage (I _C = 0.5 Adc, I _B = 0.1 Adc) (I _C = 1 Adc, I _B = 0.25 Adc) (I _C = 1 Adc, I _B = 0.25 Adc, T _C = 100°C) | V _{BE(sat)} | — — — | — — — | 1 1.2 1.1 | Vdc |

DYNAMIC CHARACTERISTICS

| | | | | | |
|--|-----------------|---|----|---|-----|
| Current–Gain — Bandwidth Product (I _C = 100 mAdc, V _{CE} = 10 Vdc, f = 1 MHz) | f _T | 4 | 10 | — | MHz |
| Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz) | C _{ob} | — | 21 | — | pF |

SWITCHING CHARACTERISTICS

| Resistive Load (Table 1) | | | | | | |
|--|---|-----------------|---|------|------|----|
| Delay Time | V _{CC} = 125 Vdc, I _C = 1 A, I _{B1} = I _{B2} = 0.2 A, t _p = 25 μs, Duty Cycle 1% | t _d | — | 0.05 | 0.1 | μs |
| Rise Time | | t _r | — | 0.5 | 1 | μs |
| Storage Time | | t _s | — | 2 | 4 | μs |
| Fall Time | | t _f | — | 0.4 | 0.7 | μs |
| Inductive Load, Clamped (Table 1, Figure 13) | | | | | | |
| Storage Time | I _C = 1 A, V _{clamp} = 300 Vdc, I _{B1} = 0.2 A, V _{BE(off)} = 5 Vdc, T _C = 100°C | t _{sv} | — | 1.7 | 4 | μs |
| Crossover Time | | t _c | — | 0.29 | 0.75 | μs |
| Fall Time | | t _{fi} | — | 0.15 | — | μs |

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Base-Emitter Voltage




Figure 4. Collector-Emitter Saturation Region




Figure 5. Collector Cutoff Region




Figure 6. Capacitance

Table 1. Test Conditions For Dynamic Performance

| REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING | | RESISTIVE SWITCHING |
|--|---|---|
| TEST CIRCUITS | <p>DUTY CYCLE $\leq 10\%$ $t_r, t_f \leq 10\text{ ns}$</p> <p>NOTE: PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p> | <p>*SELECTED FOR $\geq 1\text{ kV}$</p> |
| CIRCUIT VALUES | <p>COIL DATA: FERROXCUBE CORE #6656 FULL BOBBIN (~200 TURNS) #20</p> <p>GAP FOR 30 mH/2 A $L_{coil} = 50\text{ mH}$</p> <p>$V_{CC} = 20\text{ V}$ $V_{clamp} = 300\text{ Vdc}$</p> | <p>$V_{CC} = 125\text{ V}$ $R_C = 125\ \Omega$ $D1 = 1N5820\text{ OR EQUIV.}$ $R_B = 47\ \Omega$</p> |
| TEST WAVEFORMS | <p>OUTPUT WAVEFORMS</p> <p>t_1 ADJUSTED TO OBTAIN I_C</p> $t_1 \approx \frac{L_{coil} (I_{C(pk)})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{C(pk)})}{V_{clamp}}$ <p>TEST EQUIPMENT SCOPE-TEKTRONICS 475 OR EQUIVALENT</p> | <p>$t_r, t_f < 10\text{ ns}$ DUTY CYCLE = 1.0% R_B AND R_C ADJUSTED FOR DESIRED I_B AND I_C</p> |




Figure 7. Inductive Switching Measurements

Table 2. Typical Inductive Switching Performance

| I_C AMP | T_C °C | t_{sv} μs | t_{rv} μs | t_{fi} μs | t_{ti} μs | t_c μs |
|--------------|-------------|----------------|----------------|----------------|----------------|-------------|
| 0.5 | 25 | 1.3 | 0.23 | 0.30 | 0.35 | 0.30 |
| | 100 | 1.6 | 0.26 | 0.30 | 0.40 | 0.36 |
| 1 | 25 | 1.5 | 0.10 | 0.14 | 0.05 | 0.16 |
| | 100 | 1.7 | 0.13 | 0.26 | 0.06 | 0.29 |
| 1.5 | 25 | 1.8 | 0.07 | 0.10 | 0.05 | 0.16 |
| | 100 | 3 | 0.08 | 0.22 | 0.08 | 0.28 |

NOTE: All Data Recorded in the Inductive Switching Circuit in Table 1

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10-90% V_{clamp}
- t_{fi} = Current Fall Time, 90-10% I_C
- t_{ti} = Current Tail, 10-2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the equation:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE




Figure 8. Turn-On Time




Figure 9. Turn-Off Time




Figure 10. Thermal Response

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by applying curves on Figure 13.

$T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives RBSOA characteristics.




Figure 11. Active Region Safe Operating Area




Figure 12. Reverse Bias Safe Operating Area





Figure 13. Power Derating

MJD13003

PACKAGE DIMENSIONS

CASE 369A-13 ISSUE W



STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

STYLE 2:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

STYLE 3:
PIN 1. ANODE
2. CATHODE
3. ANODE
4. CATHODE

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

STYLE 5:
PIN 1. GATE
2. ANODE
3. CATHODE
4. ANODE

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

| DIM | INCHES | | MILLIMETERS | |
|-----|-----------|-------|-------------|------|
| | MIN | MAX | MIN | MAX |
| A | 0.235 | 0.250 | 5.97 | 6.35 |
| B | 0.250 | 0.265 | 6.35 | 6.73 |
| C | 0.086 | 0.094 | 2.19 | 2.38 |
| D | 0.027 | 0.035 | 0.69 | 0.88 |
| E | 0.033 | 0.040 | 0.84 | 1.01 |
| F | 0.037 | 0.047 | 0.94 | 1.19 |
| G | 0.180 BSC | | 4.58 BSC | |
| H | 0.034 | 0.040 | 0.87 | 1.01 |
| J | 0.018 | 0.023 | 0.46 | 0.58 |
| K | 0.102 | 0.114 | 2.60 | 2.89 |
| L | 0.090 BSC | | 2.29 BSC | |
| R | 0.175 | 0.215 | 4.45 | 5.46 |
| S | 0.020 | 0.050 | 0.51 | 1.27 |
| U | 0.020 | --- | 0.51 | --- |
| V | 0.030 | 0.050 | 0.77 | 1.27 |
| Z | 0.198 | --- | 3.51 | --- |


OBSOLETE

THIS DEVICE IS OBSOLETE
PLEASE CONTACT YOUR ON SEMICONDUCTOR
REPRESENTATIVE FOR INFORMATION

MJD13003

PACKAGE DIMENSIONS

CASE 369-07 ISSUE K



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

| DIM | INCHES | | MILLIMETERS | |
|-----|-----------|-------|-------------|------|
| | MIN | MAX | MIN | MAX |
| A | 0.235 | 0.250 | 5.97 | 6.35 |
| B | 0.250 | 0.265 | 6.35 | 6.73 |
| C | 0.086 | 0.094 | 2.19 | 2.38 |
| D | 0.027 | 0.035 | 0.69 | 0.88 |
| E | 0.033 | 0.040 | 0.84 | 1.01 |
| F | 0.037 | 0.047 | 0.94 | 1.19 |
| G | 0.090 BSC | | 2.29 BSC | |
| H | 0.034 | 0.040 | 0.87 | 1.01 |
| J | 0.018 | 0.023 | 0.46 | 0.58 |
| K | 0.350 | 0.380 | 8.89 | 9.65 |
| R | 0.175 | 0.215 | 4.45 | 5.46 |
| S | 0.050 | 0.090 | 1.27 | 2.28 |
| V | 0.030 | 0.050 | 0.77 | 1.27 |

- STYLE 1:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

- STYLE 2:
 PIN 1. GATE
 2. DRAIN
 3. SOURCE
 4. DRAIN

- STYLE 3:
 PIN 1. ANODE
 2. CATHODE
 3. ANODE
 4. CATHODE

- STYLE 4:
 PIN 1. CATHODE
 2. ANODE
 3. GATE
 4. ANODE

- STYLE 5:
 PIN 1. GATE
 2. ANODE
 3. CATHODE
 4. ANODE

SWITCHMODE are trademarks of ON Semiconductor, Inc.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
 Literature Distribution Center for ON Semiconductor
 P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
 USA/Canada
Europe, Middle East and Africa Technical Support:
 Phone: 421 33 790 2910
Japan Customer Focus Center
 Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
 For additional information, please contact your local
 Sales Representative