# TinyLogic UHS Triple Buffer with Schmitt Trigger Inputs

#### Description

The NC7NZ17 is a triple buffer with Schmitt trigger inputs from ON Semiconductors's Ultra High Speed Series of TinyLogic in the US8 package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad  $V_{CC}$  operating range. The device is specified to operate over the 1.65 V to 5.5 V  $V_{CC}$  range. The inputs and outputs are high impedance when  $V_{CC}$  is 0 V. Inputs tolerate voltages up to 5.5 V independent of  $V_{CC}$  operating voltage. Schmitt trigger inputs typically achieve 1 V hysteresis between the positive going and negative going input threshold voltage at 5 V  $V_{CC}$ .

#### **Features**

- Space Saving US8 Surface Mount Package
- MicroPak<sup>TM</sup> Pb-Free Leadless Package
- Ultra High Speed: t<sub>PD</sub> 3.6 ns Typ into 50 pF at 5 V V<sub>CC</sub>
- High Output Drive: ±24 mA at 3 V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range: 1.65 V to 5.5 V
- Power Down High Impedance Inputs / Outputs
- Overvoltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise / EMI Reduction Circuitry Implemented
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




Figure 1. Logic Symbol



#### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS



UQFN8 1.6X1.6, 0.5P CASE 523AY





US8 CASE 846AN



U4, NZ17 = Specific Device Code

KK = 2-Digit Lot Run Traceability Code XY = 2-Digit Date Code Format Z = Assembly Plant Code

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.

#### **Connection Diagrams**




Figure 2. Connection Diagram (Top View)





Figure 4. Pad Assignments for MicroPak (Top Thru View)



AAA represents Product Code Top Mark - see ordering code

NOTE: Orientation of Top Mark determines Pin One location. Read the Top Product Code Mark left to right, Pin One is the lower left pin (see diagram).

Figure 3. Pin One Orientation Diagram

## **PIN DESCRIPTIONS**

Name	Description
A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub>	Data Inputs
Y <sub>1</sub> , Y <sub>2</sub> , Y <sub>3</sub>	Output

## **FUNCTION TABLE** (Y = A)

Input	Output
Α	Y
L	L
Н	Н

H = HIGH Logic Level L = LOW Logic Level

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Para	ameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage		-0.5	6.5	V
V <sub>IN</sub>	DC Input Voltage		-0.5	6.5	V
V <sub>OUT</sub>	DC Output Voltage		-0.5	6.5	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < -0.5 V	-	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < -0.5 V	-	-50	mA
I <sub>OUT</sub>	DC Output Current	DC Output Current		±50	mA
I <sub>CC</sub> / I <sub>GND</sub>	DC V <sub>CC</sub> / GND Current		-	±100	mA
T <sub>STG</sub>	Storage Temperature		-65	+150	°C
TJ	Junction Temperature under Bias		-	+150	°C
TL	Junction Lead Temperature (Soldering, 10 Seconds)		-	+260	°C
$P_{D}$	Power Dissipation at +85°C		-	250	mW

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage Operating	1.65	5.5	V
	Supply Voltage Data Retention	1.5	5.5	
V <sub>IN</sub>	Input Voltage	0	5.5	V
V <sub>OUT</sub>	Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	-40	+85	°C
$\theta_{\sf JA}$	Thermal Resistance	-	250	°C/W

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. Unused inputs must be held HIGH or LOW. They may not float.

## DC ELECTICAL CHARACTERISTICS

					T	A = +25°	С	$T_A = -40$	to +85°C	]
Symbol	Parameter	V <sub>CC</sub> (V)		Conditions	Min	Тур	Max	Min	Max	Unit
$V_{P}$	Positive Threshold	1.65			-	1.07	1.5	-	1.5	V
	Voltage	2.3	1		_	1.38	1.8	-	1.8	Ī
		3.0	1		-	1.74	2.2	-	2.2	
		4.5	1		-	2.43	3.1	-	3.1	
		5.5	1		-	2.88	3.6	-	3.6	
$V_N$	Negative Threshold	1.65			0.25	0.56	-	0.25	-	V
	Voltage	2.3	1		0.40	0.75	-	0.40	-	
		3.0	1		0.6	0.98	-	0.6	_	1
		4.5	1		1.0	1.42	-	1.0	_	1
		5.5	1		1.2	1.68	-	1.2	_	
V <sub>H</sub>	Hysteresis Voltage	1.65			0.15	0.51	1.0	0.15	1.0	V
		2.3	1		0.25	0.62	1.1	0.25	1.1	
		3.0	1		0.4	0.76	1.2	0.4	1.2	
		4.5	1		0.6	1.01	1 1.5	0.6	1.5	1
		5.5			0.7	1.20	1.7	0.7	1.7	
V <sub>OH</sub>	V <sub>OH</sub> HIGH Level Output Voltage	1.65	$V_{IN} = V_{IH}$	I <sub>OH</sub> = -100 μA	1.55	1.65	-	1.55	-	V
		2.3			2.2	2.3	-	2.2	-	1
		3.0			2.9	3.0	-	2.9	-	
		4.5			4.4	4.5	-	4.4	-	
		1.65		I <sub>OH</sub> = -4 mA	1.29	1.52	-	1.29	-	
		2.3	1	I <sub>OH</sub> = -8 mA	1.9	2.14	-	1.9	_	
		3.0	1	I <sub>OH</sub> = -16 mA	2.4	2.75	-	2.4	-	
		3.0	1	I <sub>OH</sub> = -24 mA	2.3	2.62	-	2.3	-	
		4.5	1	I <sub>OH</sub> = -32 mA	3.8	4.13	-	3.8	-	
V <sub>OL</sub>	LOW Level Output	1.65	$V_{IN} = V_{IL}$	I <sub>OL</sub> = 100 μA	-	0.0	0.1	-	0.1	V
	Voltage	2.3	1		-	0.0	0.1	-	0.1	
		3.0	1		-	0.0	0.1	-	0.1	
		4.5	1		-	0.0	0.1	-	0.1	
		1.65		I <sub>OL</sub> = 4 mA	-	0.08	0.24	_	0.24	1
		2.3	1	I <sub>OL</sub> = 8 mA	_	0.10	0.3	_	0.3	
		3.0	1	I <sub>OL</sub> = 16 mA	-	0.16	0.4	-	0.4	1
		3.0	1	I <sub>OL</sub> = 24 mA	-	0.24	0.55	-	0.55	1
		4.5	1	I <sub>OL</sub> = 32 mA	-	0.25	0.55	-	0.55	1
I <sub>IN</sub>	Input Leakage Current	1.65 to 5.5		V <sub>IN</sub> = 5.5 V, GND	_	-	±0.1	_	±1.0	μА
l <sub>OFF</sub>	Power Off Leakage Current	0.0		V <sub>IN</sub> or V <sub>OUT</sub> = 5.5 V	-	-	1	-	10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.5		V <sub>IN</sub> = 5.5 V, GND	-	-	1.0	-	10	μΑ

#### **AC ELECTRICAL CHARACTERISTICS**


					T <sub>A</sub> = +25°C		T <sub>A</sub> = -40	to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min	Тур	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub> Propagation Delay		1.8 ±0.15	C <sub>L</sub> = 15 pF,	-	6.9	11.9	-	13.1	ns
	(Figure 5, 7)	2.5 ±0.2	$R_L = 1 M\Omega$ ,	-	4.8	8.2	-	9.0	
		3.3 ±0.3		-	3.7	5.6	-	6.2	
		5.0 ±0.5		-	3.0	4.7	-	5.2	
		3.3 ±0.3	$C_L = 50 \text{ pF},$ $R_1 = 500 \Omega,$	-	4.3	6.6	-	7.3	
		5.0 ±0.5	nL = 500 \$2,	-	3.6	5.6	-	6.2	
C <sub>IN</sub>	Input Capacitance	0		-	2.5	-	-	-	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Figure 6)	3.3	(Note 2)	-	9	-	_	-	pF
	(i iguie o)	5.0		-	11	-	-	-	

<sup>2.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 6). C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression: I<sub>CCD</sub> = (C<sub>PD</sub>) (V<sub>CC</sub>) (f<sub>IN</sub>) + (I<sub>CC</sub>static).

## **AC ELECTRICAL CHARACTERISTICS**

				T <sub>A</sub> = +25°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Typical	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 5.0 V, V <sub>IL</sub> = 0 V	5.0	0.8	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 5.0 \text{ V}, V_{IL} = 0 \text{ V}$	5.0	-0.8	V

## **AC Loading and Waveforms**



 $C_L$  includes load and stray capacitance Input PRR = 1.0 MHz,  $t_W$  = 500 ns.

Figure 5. AC Test Circuit





Figure 7. AC Waveforms



 $\begin{aligned} & \text{Input} = \text{AC Waveform; } t_r = t_f = 1.8 \text{ ns;} \\ & \text{PRR} = \text{variable; Duty Cycle} = 50\%. \end{aligned}$ 

Figure 6. I<sub>CCD</sub> Test Circuit

#### **ORDERING INFORMATION**

Part Number	Top Mark	Package	Shipping <sup>†</sup>
NC7NZ17K8X	NZ17	8-Lead US8, JEDEC MO-187, Variation CA 3.1 mm Wide	3000 / Tape & Reel
NC7NZ17L8X	U4	8-Lead MicroPak, 1.6 mm Wide (Pb-Free)	5000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


3. Pb–Free package per JEDEC J–STD–020B.


MicroPak is trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.


UQFN8 1.6X1.6, 0.5P CASE 523AY ISSUE O

**DATE 31 AUG 2016** 










RECOMMENDED LAND PATTERN

#### NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.



DOCUMENT NUMBER:	98AON13591G	Electronic versions are uncontrolled except when
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped
NEW STANDARD:		"CONTROLLED COPY" in red.
DESCRIPTION:	UQFN8 1.6X1.6, 0.5P	PAGE 1 OF 2



**DOCUMENT NUMBER:** 98AON13591G


PAGE 2 OF 2


ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD MAC08A TO ON SEMICONDUCTOR. REQ. BY B. MARQUIS.	31 AUG 2016

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. anising out of the application of use of any product of circuit, and specifically disclaims any and an inability, including without infiniation special, consequential of inclental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates. and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


US8 CASE 846AN ISSUE O

**DATE 31 DEC 2016** 






## **RECOMMENDED LAND PATTERN**




## **NOTES:**

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- **B. DIMENSIONS ARE IN MILLIMETERS.**
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1994.

#### **SIDE VIEW**





DOCUMENT NUMBER:	98AON13778G	Electronic versions are uncontrolle	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	, ,
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	US8		PAGE 1 OF 2

ON Semiconductor®	ON
-------------------	----

DOCUMENT NUMBER: 98AON13778G

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD MKT-MAB08A TO ON SEMI-CONDUCTOR. REQ. BY I. HYLAND.	31 DEC 2016

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative