

# NCN5130

## Transceiver for KNX Twisted Pair Networks

### Introduction

NCN5130 is a receiver–transmitter IC suitable for use in KNX twisted pair networks (KNX TP1–256). It supports the connection of actuators, sensors, microcontrollers, switches or other applications in a building network.

NCN5130 handles the transmission and reception of data on the bus. It generates from the unregulated bus voltage stabilized voltages for its own power needs as well as to power external devices, for example, a microcontroller.

NCN5130 assures safe coupling to and decoupling from the bus. Bus monitoring warns the external microcontroller in case of loss of power so that critical data can be stored in time.


### Key Features

- 9600 baud KNX Communication Speed
- Supervision of KNX Bus Voltage and Current
- Supports Bus Current Consumption up to 40 mA
- High Efficient DC–DC Converters
  - ◆ 3.3 V Fixed
  - ◆ 1.2 V to 21 V Selectable
- Control and Monitoring of Power Regulators
- Linear 20 V Regulator
- Buffering of Sent Data Frames (Extended Frames Supported)
- Selectable UART or SPI Interface to Host Controller
- Selectable UART and SPI baud Rate to Host Controller
- Optional CRC on UART to the Host
- Optional Received Frame–end with MARKER Service
- Optional Direct Analog Signaling to Host
- Operates with Industry Standard Low Cost 16 MHz Quartz
- Generates Clock of 8 or 16 MHz for External Devices
- Auto Acknowledge (optional)
- Auto Polling (optional)
- Temperature Monitoring
- Extended Operating Temperature Range –40°C to +105°C
- These Devices are Pb–Free and are RoHS Compliant




**ON Semiconductor®**

[www.onsemi.com](http://www.onsemi.com)



**QFN40  
MN SUFFIX  
CASE 485AU**

### MARKING DIAGRAM



A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
G = Pb–Free Package

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 57 of this data sheet.



# NCN5130

## BLOCK DIAGRAM




Figure 1. Block Diagram NCN5130

## PIN OUT




Figure 2. Pin Out NCN5130 (Top View)

# NCN5130

## PIN DESCRIPTION


**Table 1. PIN LIST AND DESCRIPTION**

Name	Pin	Description	Type	Equivalent Schematic
VSSA	1	Analog Supply Voltage Ground	Supply	
VBUS2	2	Ground for KNX Transmitter	Supply	
TX0	3	KNX Transmitter Output	Analog Output	Type 1
CCP	4	AC coupling external capacitor connection	Analog I/O	Type 2
CAV	5	Capacitor connection to average bus DC voltage	Analog I/O	Type 3
VBUS1	6	KNX power supply input	Supply	Type 5
CEQ1	7	Capacitor connection 1 for defining equalization pulse	Analog I/O	Type 4
CEQ2	8	Capacitor connection 2 for defining equalization pulse	Analog I/O	Type 4
VFILT	9	Filtered bus voltage	Supply	Type 5
V20V	10	20V supply output	Supply	Type 5
VDD2MV	11	Voltage monitor of Voltage Regulator 2	Analog Input	Type 8
VDD2MC	12	Current monitor input 1 of Voltage Regulator 2	Analog Input	Type 9
VDD2	13	Current monitor input 2 of Voltage Regulator 2	Analog Input	Type 8
VSS2	14	Voltage Regulator 2 Ground	Supply	
VSW2	15	Switch output of Voltage Regulator 2	Analog Output	Type 6
VIN	16	Voltage Regulator 1 and 2 Power Supply Input	Supply	Type 5
VSW1	17	Switch output of Voltage Regulator 1	Analog Output	Type 6
VSS1	18	Voltage Regulator 1 Ground	Supply	
VDD1	19	Current Input 2 and Voltage Monitor Input of Voltage Regulator 1	Analog Input	Type 8
VDD1M	20	Current Monitor Input 1 of Voltage Monitor 1	Analog Input	Type 9
XLKLC	21	Clock Frequency Configure	Digital Input	Type 12
TRIG	22	Transmission Trigger Output	Digital Output	Type 13
MODE1	23	Mode Selection Input 1	Digital Input	Type 12
MODE2	24	Mode Selection Input 2	Digital Input	Type 12
TREQ	25	Transmit Request Input	Digital Input	Type 12
CSB/UC1	26	Chip Select Output (SPI) or Configuration Input (UART) or 20 V LDO Disable (Analog Mode)	Digital Output or Digital Input	Type 13 or 14
SDI/RXD	27	Serial Data Input (SPI) or Receive Input (UART)	Digital Input	Type 14
SDO/TXD	28	Serial Data Output (SPI) or Transmit Output (UART)	Digital Output	Type 13
SCK/UC2	29	Serial Clock Output (SPI) or Configuration Input (UART) or Voltage Regulator 2 Disable (Analog Mode)	Digital Output or Digital Input	Type 13 or 14
VDDD	30	Digital Supply Voltage Input	Supply	Type 7
VSSD	31	Digital Supply Voltage Ground	Supply	
XCLK	32	Oscillator Clock Output	Digital Output	Type 13
XSEL	33	Clock Selection (Quartz or Digital Clock)	Digital Input	Type 12
XTAL2	34	Clock Generator Output (Quartz) or Input (Digital Clock)	Analog Output or Digital Input	Type 10 or 14
XTAL1	35	Clock Generator Input (Quartz)	Analog Input	Type 10
SAVEB	36	Save Signal (open drain with pull-up)	Digital Output	Type 15
RESETB	37	Reset Signal (open drain with pull-up)	Digital Output	Type 15
FANIN	38	Fan-In Input	Analog Input	Type 11
ANAOUT	39	Analog Signal Output	Analog Output	Type 16
VDDA	40	Analog Supply Voltage Input	Supply	Type 7

NOTE: Type of CSB/UC1 and SCK/UC2 is depending on status MODE1 – MODE2 pin  
 Type of XTAL1 and XTAL2 pin is depending on status XSEL pin.

EQUIVALENT SCHEMATICS

Following figure gives the equivalent schematics of the user relevant inputs and outputs. The diagrams are simplified representations of the circuits used.



NOTE: Type of CSB/UC1 and SCK/UC2 is depending on status MODE1 – MODE2 pin  
 Type of XTAL1 and XTAL2 pin is depending on status XSEL pin.

Figure 3. In- and Output Equivalent Diagrams

# NCN5130

## ELECTRICAL SPECIFICATION

**Table 2. ABSOLUTE MAXIMUM RATINGS** (Notes 1 and 2)

Symbol	Parameter	Min	Max	Unit
V <sub>TXO</sub>	KNX Transmitter Output Voltage	-0.3	+45	V
I <sub>TXO</sub>	KNX Transmitter Output Current (Note 3)	-	250	mA
V <sub>CCP</sub>	Voltage on CCP-pin	-10.5	+14.5	V
V <sub>CAV</sub>	Voltage on CAV-pin	-0.3	+3.6	V
V <sub>BUS1</sub>	Voltage on VBUS1-pin	-0.3	+45	V
V <sub>ANAOUT</sub>	Voltage on ANAOUT pin	-0.3	+3.6	V
I <sub>BUS1</sub>	Current Consumption VBUS1-pin	0	120	mA
V <sub>CEQ</sub>	Voltage on pins CEQ1 and CEQ2	-0.3	+45	V
V <sub>FILT</sub>	Voltage on VFILT-pin	-0.3	+45	V
V <sub>20V</sub>	Voltage on V20V-pin	-0.3	+25	V
V <sub>DD2MV</sub>	Voltage on VDD2MV-pin	-0.3	+3.6	V
V <sub>DD2MC</sub>	Voltage on VDD2MC-pin	-0.3	+45	V
V <sub>DD2</sub>	Voltage on VDD2-pin	-0.3	+45	V
V <sub>SW</sub>	Voltage on VSW1- and VSW2-pin	-0.3	+45	V
V <sub>IN</sub>	Voltage on VIN-pin	-0.3	+45	V
V <sub>DD1</sub>	Voltage on VDD1-pin	-0.3	+3.6	V
V <sub>DD1M</sub>	Voltage on VDD1M-pin	-0.3	+3.6	V
V <sub>DIG</sub>	Voltage on pins MODE1, MODE2, TREQ, CSB/UC1, SDI/TXD, SDO/RXD, SCK/UC2, XCLK, XSEL, SAVEB, RESETB, XCLKC, TRIG, and FANIN	-0.3	+3.6	V
V <sub>DD</sub>	Voltage on VDDD- and VDDA-pin	-0.3	+3.6	V
V <sub>XTAL</sub>	Voltage on XTAL1- and XTAL2-pin	-0.3	+3.6	V
T <sub>ST</sub>	Storage temperature	-55	+150	°C
T <sub>J</sub>	Junction Temperature (Note 4)	-40	+155	°C
V <sub>HBM</sub>	Human Body Model electronic discharge immunity (Note 5)	-2	+2	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Convention: currents flowing in the circuit are defined as positive.
2. VBUS2, VSS1, VSS2, VSSA and VSSD form the common ground. They are hard connected to the PCB ground layer.
3. Room temperature, 27 Ω shunt resistor for transmitter, 250 mA over temperature range.
4. Normal performance within the limitations is guaranteed up to the Thermal Warning level. Between Thermal Warning and Thermal Shutdown temporary loss of function or degradation of performance (which ceases after the disturbance ceases) is possible.
5. According to JEDEC JESD22-A114.

**Recommend Operation Conditions**

Operating ranges define the limits for functional operation and parametric characteristics of the device. Note that the functionality of the chip outside these operating ranges is not guaranteed. Operating outside the recommended operating ranges for extended periods of time may affect device reliability.

**Table 3. OPERATING RANGES**

Symbol	Parameter	Min	Max	Unit
V <sub>BUS1</sub>	VBUS1 Voltage (Note 6)	+20	+33	V
V <sub>DD</sub>	Digital and Analog Supply Voltage (VDDD– and VDDA–pin)	+3.13	+3.47	V
V <sub>IN</sub>	Input Voltage DC–DC Converter 1 and 2	(Note 7)	+33	V
V <sub>CCP</sub>	Input Voltage at CCP–pin	–10.5	+14.5	V
V <sub>CAV</sub>	Input Voltage at CAV–pin	0	+3.3	V
V <sub>DD1</sub>	Input Voltage on VDD1–pin	+3.13	+3.47	V
V <sub>DD1M</sub>	Input Voltage on VDD1M–pin	+3.13	+3.57	V
V <sub>DD2</sub>	Input Voltage on VDD2–pin	+1.2	+21	V
V <sub>DD2MC</sub>	Input Voltage on VDD2MC–pin	+1.2	+21.1	V
V <sub>DD2MV</sub>	Input Voltage on VDD2MV–pin	+1.2	VDD	V
V <sub>DIG</sub>	Input Voltage on pins MODE1, MODE2, TREQ, CSB/UC1, SDI/RXD, SCK/UC2, XCLKC, and XSEL	0	VDD	V
V <sub>FANIN</sub>	Input Voltage on FANIN–pin	0	3.6	V
f <sub>clk</sub>	Clock Frequency External Quartz	16		MHz
T <sub>A</sub>	Ambient Temperature	–40	+105	°C
T <sub>J</sub>	Junction Temperature (Note 8)	–40	+125	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Voltage indicates DC value. With equalization pulse bus voltage must be between 11 V and 45 V.

7. Minimum operating voltage on VIN–pin should be at least 1 V larger than the highest value of VDD1 and VDD2.

8. Higher junction temperature can result in reduced lifetime.

# NCN5130

**Table 4. DC PARAMETERS** The DC parameters are given for a device operating within the Recommended Operating Conditions unless otherwise specified. Convention: currents flowing in the circuit are defined as positive.

Symbol	Pin(s)	Parameter	Remark/Test Conditions	Min	Typ	Max	Unit
<b>POWER SUPPLY</b>							
V <sub>BUS1</sub>	VBUS1	Bus DC voltage	Excluding active and equalization pulse	20	–	33	V
I <sub>BUS1_Int</sub>		Bus Current Consumption	VBUS = 30 V, IBUS = 10 mA, DC2, V20V disabled, no crystal or clock	–	2.00	2.70	mA
			VBUS = 20 V, IBUS = 40 mA	–	3.50	4.40	
V <sub>BUSH</sub>		Undervoltage release level	V <sub>BUS1</sub> rising, see Figure 4	17.1	18.0	18.9	V
V <sub>BUSL</sub>		Undervoltage trigger level	V <sub>BUS1</sub> falling, see Figure 4	15.9	16.8	17.7	V
V <sub>BUS_Hyst</sub>		Undervoltage hysteresis		0.6			V
V <sub>DDD</sub>	VDDD	Digital Power Supply		3.13	3.3	3.47	V
V <sub>DDA</sub>	VDDA	Analog Power Supply		3.13	3.3	3.47	V
V <sub>AUX</sub>		Auxiliary Supply	Internal supply, for info only	2.8	3.3	3.6	V
<b>KNX BUS COUPLER</b>							
ΔI <sub>coupler</sub> /Δt	VBUS1	Bus Coupler Current Slope Limitation	FANIN floating, V <sub>FILT</sub> > V <sub>FILTH</sub>	–	0.40	0.50	A/s
			FANIN = GND, V <sub>FILT</sub> > V <sub>FILTH</sub>	–	0.80	1.00	
			Resistor R6 = 10k, V <sub>FILT</sub> > V <sub>FILTH</sub>	–	1.51	1.95	
			Resistor R6 = 13.3k, V <sub>FILT</sub> > V <sub>FILTH</sub>	–	1.17	1.47	
			Resistor R6 = 20k, V <sub>FILT</sub> > V <sub>FILTH</sub>	–	0.78	0.98	
			Resistor R6 = 42.2k, V <sub>FILT</sub> > V <sub>FILTH</sub>	–	0.37	0.48	
			Resistor R6 = 93.1k, V <sub>FILT</sub> > V <sub>FILTH</sub>	–	0.17	0.23	
I <sub>coupler_lim, startup</sub>	VBUS1	Bus Coupler Startup Current Limitation	FANIN floating, V <sub>FILT</sub> > V <sub>FILTH</sub>	20.0	25.0	30.0	mA
			FANIN = GND, V <sub>FILT</sub> > V <sub>FILTH</sub>	40.0	50.0	60.0	
			Resistor R6 = 10k, V <sub>FILT</sub> > V <sub>FILTH</sub>	45.0	72.2	114.0	
			Resistor R6 = 13.3k, V <sub>FILT</sub> > V <sub>FILTH</sub>	45.0	70.7	86.0	
			Resistor R6 = 20k, V <sub>FILT</sub> > V <sub>FILTH</sub>	40.0	48.5	57.5	
			Resistor R6 = 42.2k, V <sub>FILT</sub> > V <sub>FILTH</sub>	19.5	23.4	27.8	
			Resistor R6 = 93.1k, V <sub>FILT</sub> > V <sub>FILTH</sub>	9.4	11.3	13.1	
I <sub>coupler_lim</sub>	VBUS1	Bus Coupler Current Limitation	FANIN floating, V <sub>FILT</sub> > V <sub>FILTH</sub>	10.6	11.4	12	mA
			FANIN = GND, V <sub>FILT</sub> > V <sub>FILTH</sub>	20.5	22.3	24	
			Resistor R6 = 10k, V <sub>FILT</sub> > V <sub>FILTH</sub>	39.6	43.9	47.0	
			Resistor R6 = 13.3k, V <sub>FILT</sub> > V <sub>FILTH</sub>	30.0	33.0	35.2	
			Resistor R6 = 20k, V <sub>FILT</sub> > V <sub>FILTH</sub>	20.3	22.1	23.6	
			Resistor R6 = 42.2k, V <sub>FILT</sub> > V <sub>FILTH</sub>	9.4	10.7	11.9	
			Resistor R6 = 93.1k, V <sub>FILT</sub> > V <sub>FILTH</sub>	4.2	5.1	6.0	
V <sub>coupler_drop</sub>	VBUS1, VFILT	Coupler Voltage Drop (V <sub>coupler_drop</sub> = V <sub>BUS1</sub> – V <sub>FILT</sub> )	I <sub>BUS1</sub> = 10 mA	–	1.72	2.32	V
			I <sub>BUS1</sub> = 20 mA	–	2.34	2.80	
			I <sub>BUS1</sub> = 30 mA	–	2.94	3.40	
			I <sub>BUS1</sub> = 40 mA	–	3.57	4.25	
V <sub>FILTH</sub>	VFILT	Undervoltage release level	V <sub>FILT</sub> rising, see Figure 5	10.1	10.6	11.2	V
V <sub>FILT</sub>		Undervoltage trigger level	V <sub>FILT</sub> falling, see Figure 5	8.4	8.9	9.4	V

# NCN5130

**Table 4. DC PARAMETERS** The DC parameters are given for a device operating within the Recommended Operating Conditions unless otherwise specified. Convention: currents flowing in the circuit are defined as positive.

Symbol	Pin(s)	Parameter	Remark/Test Conditions	Min	Typ	Max	Unit
<b>FIXED DC-DC CONVERTER</b>							
V <sub>IN</sub>	VIN	Input Voltage		4.47	-	33	V
V <sub>DD1</sub>	VDD1	Output Voltage		3.13	3.3	3.47	V
V <sub>DD1_rip</sub>		Output Voltage Ripple	V <sub>IN</sub> = 25 V, I <sub>DD1</sub> = 40 mA, L <sub>1</sub> = 220 μH	-	40		mV
I <sub>DD1_lim</sub>		Overcurrent Threshold	R <sub>2</sub> = 1 Ω, see Figure 13	-100	-	-200	mA
η <sub>VDD1</sub>		Power Efficiency (DC Converter Only)	V <sub>in</sub> = 25 V, I <sub>DD1</sub> = 35 mA, L <sub>1</sub> = 220 μH (1.26 Ω ESR), see Figure 12	-	90	-	%
R <sub>DS(on)_p1</sub>		R <sub>DS(on)</sub> of power switch	See Figure 18	-	-	8	Ω
R <sub>DS(on)_n1</sub>		R <sub>DS(on)</sub> of flyback switch	See Figure 18	-	-	4	Ω
V <sub>DD1M</sub>	VDD1M	Input voltage VDD1M-pin		-	-	3.57	V

### ADJUSTABLE DC-DC CONVERTER

V <sub>IN</sub>	VIN	Input Voltage		V <sub>DD2+1</sub>	-	33	V
V <sub>DD2</sub>	VDD2	Output Voltage	V <sub>IN</sub> ≥ V <sub>DD2</sub>	1.2	-	21	V
V <sub>DD2H</sub>		Undervoltage release level	V <sub>DD2</sub> rising, see Figure 6	-	0.9xV <sub>DD2</sub>	-	V
V <sub>DD2L</sub>		Undervoltage trigger level	V <sub>DD2</sub> falling, see Figure 6	-	0.8xV <sub>DD2</sub>	-	V
V <sub>DD2_rip</sub>		Output Voltage Ripple	V <sub>IN</sub> = 25 V, V <sub>DD2</sub> = 3.3 V, I <sub>DD2</sub> = 40 mA, L <sub>2</sub> = 220 μH	-	40	-	mV
I <sub>DD2_lim</sub>		Overcurrent Threshold	R <sub>3</sub> = 1 Ω, see Figure 13	-100	-	-250	mA
η <sub>VDD2</sub>		Power Efficiency (DC Converter Only)	V <sub>in</sub> = 25 V, V <sub>DD2</sub> = 3.3 V, I <sub>DD2</sub> = 35 mA, L <sub>2</sub> = 220 μH (1.26 Ω ESR), see Figure 13	-	90	-	%
R <sub>DS(on)_p2</sub>		R <sub>DS(on)</sub> of power switch	See Figure 18	-	-	8	Ω
R <sub>DS(on)_n2</sub>		R <sub>DS(on)</sub> of flyback switch	See Figure 18	-	-	4	Ω
V <sub>DD2M</sub>	VDD2MC	Input voltage VDD2MC-pin		-	-	21.1	V
R <sub>VDD2M</sub>	VDD2MV	Input Resistance VDD2MV-pin		1	-	-	MΩ
I <sub>leak_vsw2</sub>		Half-bridge leakage		-	-	20	μA

### V20V REGULATOR

V <sub>20V</sub>	V20V	V20V Output Voltage	I <sub>20V</sub> < I <sub>20V_lim</sub> , V <sub>FILT</sub> ≥ 21 V	18	20	22	V
ΔI <sub>20V_STEP</sub>		V20V Output Current Limitation Step	R <sub>6</sub> > 250 kΩ	-	1.04	-	mA
			10 kΩ < R <sub>6</sub> < 93.1 kΩ	-	50.8/R <sub>6</sub>	-	A
			R <sub>6</sub> < 2 kΩ	-	2.29	-	mA
I <sub>20V_lim</sub>		V20V Output Current Limitation (for V20VCLIMIT[2:0] = 100)	R <sub>6</sub> > 250 kΩ	4.34	5.68	8.00	mA
			10 kΩ < R <sub>6</sub> < 93.1 kΩ	132.0/R <sub>6</sub>	273.4/R <sub>6</sub>	392.0/R <sub>6</sub>	A
			R <sub>6</sub> < 2 kΩ	9.52	12.37	16.00	mA
V <sub>20VH</sub>		V20V Undervoltage release level	V <sub>20V</sub> rising, see Figure 7	14.2	15.0	15.8	V
V <sub>20VL</sub>		V20V Undervoltage trigger level	V <sub>20V</sub> falling, see Figure 7	13.2	14.0	14.8	V
V <sub>20V_hyst</sub>		V20V Undervoltage hysteresis	V <sub>20V_hyst</sub> = V <sub>20VH</sub> - V <sub>20VL</sub>	-	1.0	-	V

### XTAL OSCILLATOR

V <sub>XTAL</sub>	XTAL1, XTAL2	Voltage on XTAL-pin		-	-	V <sub>DDD</sub>	V
-------------------	--------------	---------------------	--	---	---	------------------	---



# NCN5130

**Table 4. DC PARAMETERS** The DC parameters are given for a device operating within the Recommended Operating Conditions unless otherwise specified. Convention: currents flowing in the circuit are defined as positive.

Symbol	Pin(s)	Parameter	Remark/Test Conditions	Min	Typ	Max	Unit
--------	--------	-----------	------------------------	-----	-----	-----	------

### FAN-IN CONTROL

$I_{pu, fanin}$	FANIN	Pull-Up Current FANIN-pin	FANIN shorted to GND, Pull-up connected to $V_{AUX}$	10	20	40	$\mu A$
-----------------	-------	---------------------------	--	----	----	----	---------

### DIGITAL INPUTS

$V_{IL}$	SCK/UC2, SDI/RXD, CSB/UC1, TREQ, MODE1, MODE2, XSEL, XCLKC, XTAL2	Logic Low Threshold		0	-	0.7	V
$V_{IH}$		Logic High Threshold		2.65	-	$V_{DDD}$	V
$R_{DOWN}$		Internal Pull-Down Resistor	SCK/UC2-, SDI/RXD- and CSB/UC1 pin excluded. Only valid in Normal State.	5	10	28	$k\Omega$

### DIGITAL OUTPUTS

$V_{OL}$	SCK/UC2, SDO/TXD, CSB/UC1, XCLK, TRIG	Logic low output level		0	-	0.4	V
$V_{OH}$		Logic high output level		$V_{DDD} - 0.45$	-	$V_{DDD}$	V
$I_L$	SCK/UC2, XCLK, TRIG	Load Current		-	-	8	mA
	SDO/TXD, CSB/UC1			-	-	4	mA
$V_{OL}$	SAVEB, RESETB	Logic low level open drain	$I_{OL} = 4 \text{ mA}$	-	-	0.4	V
$R_{up}$		Internal Pull-up Resistor		20	40	80	$k\Omega$

### ANALOG OUTPUT

$PV_{BUS}$	ANAOUT	Analog output division ratio for $V_{BUS}$		0.067	0.071	0.075	
$PV_{FILT}$		Analog output division ratio for $V_{FILT}$		0.071	0.075	0.079	
$PV_{20V}$		Analog output division ratio for $V_{20V}$		0.086	0.091	0.096	
$PV_{DDA}$		Analog output division ratio for $V_{DDA}$		0.438	0.462	0.485	
$PV_{DD2}$		Analog output division ratio for $V_{DD2MV}$		0.950	1.000	1.050	
$PI_{BUS}$		Analog output conversion ratio for $I_{BUS}$		14.0	20.9	28.8	V/A
$PT_J$		Analog output conversion ratio for $T_{junction}$		-	-4	-	mV/K
$VTJ_{OFF}$		Analog output offset for $T_{junction}$ at 300K		-	1.309	-	V
$V_{OFF}$		Analog output offset voltage		-12	-	12	mV
$t_{SW,ANA}$		Time between writing Analog Control Register 1 and stable ANAOUT voltage (<1 nF capacitive load)		-	33	-	$\mu s$

### TEMPERATURE MONITOR

$T_{TW}$		Thermal Warning	Rising temperature (See Figure 8)	105	115	125	$^{\circ}C$
$T_{TSD}$		Thermal shutdown	Rising temperature (See Figure 8)	130	140	150	$^{\circ}C$
$T_{Hyst}$		Thermal Hysteresis	See Figure 8	5	11	15	$^{\circ}C$
$\Delta T$		Delta $T_{TSD}$ and $T_{TW}$	See Figure 8	-	21.7	-	$^{\circ}C$

### PACKAGE THERMAL RESISTANCE VALUE


$R_{\theta,ja}$		Thermal Resistance Junction-to-Ambient	Simulated Conform JEDEC JESD-51, (2S2P)	-	30	-	K/W
			Simulated Conform JEDEC JESD-51, (1S0P)	-	60	-	K/W
$R_{\theta,jp}$		Thermal Resistance Junction-to-Exposed Pad		-	0.95	-	K/W

# NCN5130

**Table 5. AC PARAMETERS** The AC parameters are given for a device operating within the Recommended Operating Conditions unless otherwise specified.


Symbol	Pin(s)	Parameter	Remark/Test Conditions	Min	Typ	Max	Unit
<b>POWER SUPPLY</b>							
t <sub>BUS_FILTER</sub>	VBUS1	VBUS1 filter time	See Figure 4	–	2	–	ms
<b>FIXED DC-DC CONVERTER</b>							
t <sub>VSW1_rise</sub>	VSW1	Rising slope at VSW1–pin		–	0.45	–	V/ns
t <sub>VSW1_fall</sub>		Falling slope at VSW1–pin		–	0.6	–	V/ns
<b>ADJUSTABLE DC-DC CONVERTER</b>							
t <sub>VSW2_rise</sub>	VSW2	Rising slope at VSW2–pin		–	0.45	–	V/ns
t <sub>VSW2_fall</sub>		Falling slope at VSW2–pin		–	0.6	–	V/ns
<b>XTAL OSCILLATOR</b>							
f <sub>XTAL</sub>	XTAL1, XTAL2	XTAL Oscillator Frequency		–	16	–	MHz
<b>WATCHDOG</b>							
t <sub>WDPR</sub>		Prohibited Watchdog Acknowledge Delay	See Watchdog, p22	2	–	33	ms
t <sub>WDTO</sub>		Watchdog Timeout Interval	Selectable over UART or SPI	33	–	524	ms
t <sub>WDTO_acc</sub>		Watchdog Timeout Interval Accuracy		=Xtal accuracy			
t <sub>WDRD</sub>		Watchdog Reset Delay		–	0	–	ns
t <sub>RESET</sub>		Reset Duration		–	8	–	μs
<b>MASTER SERIAL PERIPHERAL INTERFACE (MASTER SPI)</b>							
t <sub>sck</sub>	SCK	SPI Clock period	SPI Baudrate depending on configuration input bits (see Interface Mode, p26). Tolerance is equal to Xtal oscillator tolerance. See also Figure 10	–	2	–	μs
				–	8	–	μs
t <sub>SCK_HIGH</sub>	SCK	SPI Clock high time		–	t <sub>SCK</sub> / 2	–	
t <sub>SCK_LOW</sub>		SPI Clock low time		–	t <sub>SCK</sub> / 2	–	
t <sub>SDI_SET</sub>	SDI	SPI Data Input setup time		125	–	–	ns
t <sub>SDI_HOLD</sub>		SPI Data Input hold time		125	–	–	ns
t <sub>SDO_VALID</sub>	SDO	SPI Data Output valid time	C <sub>L</sub> = 20 pF, See Figure 10	–	–	100	ns
t <sub>CS_HIGH</sub>	CSB	SPI Chip Select high time	See Figure 10	0.5 x t <sub>SCK</sub>	–	–	
t <sub>CS_SET</sub>		SPI Chip Select setup time		0.5 x t <sub>SCK</sub>	–	–	
t <sub>CS_HOLD</sub>		SPI Chip Select hold time		0.5 x t <sub>SCK</sub>	–	–	
t <sub>TREQ_LOW</sub>	TREQ	TREQ low time	See Figure 11	125	–	–	ns
t <sub>TREQ_HIGH</sub>		TREQ high time		125	–	–	ns
t <sub>TREQ_SET</sub>		TREQ setup time		125	–	–	ns
t <sub>TREQ_HOLD</sub>		TREQ hold time		125	–	–	ns
<b>UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART)</b>							
f <sub>UART</sub>	TXD, RXD	UART Interface Baudrate	Baudrate depending on configuration input pins (see Interface Mode, p26). Tolerance is equal to tolerance of Xtal oscillator tolerance.	–	19200	–	Baud
				–	38400	–	Baud

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Comments: <VBUS> is an internal signal which can be verified with the Internal State Service

**Figure 4. Bus Voltage Undervoltage Threshold**



Comments: <VFILT> is an internal signal which can be verified with the Internal State Service


**Figure 5. VFILT Undervoltage Threshold**



Comments: <VDD2> is an internal signal which can be verified with the Internal State Service


**Figure 6. VDD2 Undervoltage Thresholds**

# NCN5130



Comments: <V20V> is an internal signal which can be verified with the Internal State Service


**Figure 7. V20V Undervoltage Threshold levels**



Comments: - <TW> is an internal signal which can be verified with the System State Service.  
 - No SPI/UART communication possible when RESETB is low!  
 - It's assumed all voltage supplies are within their operating condition.

**Figure 8. Temperature Monitoring Levels**


# NCN5130




**Remarks:**

- WD Timer is an internal timer
- $t_{WDTO} = \langle WDT[3:0] \rangle$
- $\langle WDEN \rangle$  and  $\langle WDT[3:0] \rangle$  are Watchdog Register bits

**Figure 9. Watchdog Timing Diagram**



**Figure 10. SPI Bus Timing Diagram**



**Figure 11. TREQ Timing Diagram**



# NCN5130

## TYPICAL APPLICATION SCHEMATICS




Figure 13. Typical Application Schematic, SPI (500 kbps), Dual Supply, 10 mA Bus Current Limit and 0.5 mA/ms Bus Current Slopes, 16 MHz Clock for Microcontroller

# NCN5130

## TYPICAL APPLICATION SCHEMATICS




Figure 14. Typical Application Schematic, Analog Mode, Single Supply, 20 mA Bus Current Limit and 1.0 mA/ms Bus Current Slopes



Table 6. EXTERNAL COMPONENTS LIST AND DESCRIPTION

Comp.	Function	Min	Typ	Max	Unit	Remarks	Notes
C <sub>1</sub>	AC coupling capacitor	42.3	47	51.7	nF	50 V, Ceramic	9
C <sub>2</sub>	Equalization capacitor	198	220	242	nF	50 V, Ceramic	9
C <sub>3</sub>	Capacitor to average bus DC voltage	80	100	120	nF	50 V, Ceramic	9
C <sub>4</sub>	Storage and filter capacitor VFILT	12.5	100	4000	μF	35 V	9, 17
C <sub>5</sub>	VDDA HF rejection capacitor	80	100	–	nF	6.3 V, Ceramic	
C <sub>6</sub>	VDDD HF rejection capacitor	80	100	–	nF	6.3 V, Ceramic	
C <sub>7</sub>	Load Capacitor V20V	–	1	–	μF	35 V, Ceramic, ESR < 2 Ω	14, 15, 17
C <sub>8</sub> , C <sub>9</sub>	Parallel capacitor X-tal	8	10	12	pF	6.3 V, Ceramic	10
C <sub>10</sub>	Load capacitor VDD1	8	10	–	μF	6.3 V, Ceramic, ESR < 0.1 Ω	
C <sub>11</sub>	Load capacitor VDD2	8	10	–	μF	Ceramic, ESR < 0.1 Ω	11
R <sub>1</sub>	Shunt resistor for transmitting	24.3	27	29.7	Ω	1 W	9
R <sub>2</sub>	DC1 sensing resistor	0.47	1	10	Ω	1/16 W	
R <sub>3</sub>	DC2 sensing resistor	0.47	1	10	Ω	1/16 W	
R <sub>4</sub>	Voltage divider to specify VDD2	0	–	–	Ω	1/16 W, see p19 for calculating the exact value	
R <sub>5</sub>		0	–	1000	kΩ		
L <sub>1</sub> , L <sub>2</sub>	DC1/DC2 inductor	–	220	–	μH		
D <sub>1</sub>	Reverse polarity protection diode	SS16					12
D <sub>2</sub>	Voltage suppressor	1SMA40CA					
X <sub>1</sub>	Crystal oscillator	FA-238					13
R <sub>6</sub>	Fan-In Programming Resistor	10	–	93.1	kΩ	1% precision	16

9. Component must be between minimum and maximum value to fulfill the KNX requirement.

10. Actual capacitor value depends on X1. If a crystal oscillator is chosen, the capacitors need to be chosen in such a way that the frequency equals 16 MHz. Capacitors are not required if external clock signal is supplied.

11. Voltage of capacitor depends on VDD2 value defined by R4 and R5. See p16 for more details on defining VDD2 voltage value.

12. Reverse polarity diode is mandatory to fulfill the KNX requirement.

13. A clock signal of 16 MHz (50 ppm or less) is mandatory to fulfill the KNX requirements. Or a crystal oscillator of 16 MHz, 50 ppm is used (C8 and C9 need to be of the correct value based on the crystal datasheet), or an external 16 MHz clock is used.

14. It's allowed to short this pin to VFILT-pin

15. High capacitor value might affect the start up time

16. If no resistor connected or pulled up to 3.3 V the KNX device should be certified as a bus load of 10 mA. If shorted to ground the KNX device should be certified as a bus load of 20 mA. If a resistor to ground is connected between 10 kΩ and 93.1 kΩ the device should be certified as a bus load of 10 mA (42.2 k), 20 mA (20 k), 30 mA (13.3 k) or 40 mA (10 k).

17. Total charge of C4 and C7 may not be higher than 121 mC to fulfill the KNX requirement.

**ANALOG FUNCTIONAL DESCRIPTION**


Because NCN5130 follows the KNX standard only a brief description of the KNX related blocks is given in this datasheet. Detailed information on the KNX Bus can be found on the KNX website ([www.knx.org](http://www.knx.org)) and in the KNX standards.

**KNX Bus Interfacing**

Each bit period is 104  $\mu$ s. Logic 1 is simply the DC level of the bus voltage which is between 20 V and 33 V. Logic 0 is encoded as a drop in the bus voltage with respect to the DC level. Logic 0 is known as the active pulse.

The active pulse is produced by the transmitter and is ideally rectangular. It has a duration of 35  $\mu$ s and a depth between 6 and 9 V ( $V_{act}$ ). Each active pulse is followed by an equalization pulse with a duration of 69  $\mu$ s. The latter is an abrupt jump of the bus voltage above the DC level followed by an exponential decay down to the DC level. The equalization pulse is characterized by its height  $V_{eq}$  and the voltage  $V_{end}$  reached at the end of the equalization pulse.

See the KNX Twisted Pair Standard (KNX TP1–256) for more detailed KNX information.



**Figure 15. KNX Bus Voltage versus Digital Value**

**KNX Bus Transmitter**

The purpose of the transmitter is to produce an active pulse (see Figure 15) between 6 V and 9 V regardless of the bus impedance (Note 1). In order to do this the transmitter will sink as much current as necessary until the bus voltage drops by the desired amount.

**KNX Bus Receiver**

The receiver detects the beginning and the end of the active pulse. The detection threshold for the start of the active pulse is  $-0.45$  V (typ.) below the average bus voltage. The detection threshold for the end of the active pulse is  $-0.2$  V (typ.) below the average bus voltage giving a hysteresis of  $0.25$  V (typ.).

**Bus Coupler**

The role of the bus coupler is to extract the DC voltage from the bus and provide a stable voltage supply for the purpose of powering the NCN5130. This stable voltage supplied by the bus coupler is called VFILT, and will follow the average bus voltage. The bus coupler also makes sure that the current drawn from the bus changes very slowly. For

this a large filter capacitor is used on the VFILT–pin. Abrupt load current steps are absorbed by the filter capacitor. Long–term stability requires that the average bus coupler input current is equal to the average (bus coupler) load current. This is shown by the parameter  $\Delta I_{coupler}/\Delta t$ , which indicates the bus current slope limit. The bus coupler will also limit the current to a maximum of  $I_{coupler\_lim}$ . At startup, this current limit is increased to  $I_{coupler\_lim, startup}$  to allow for fast charging of the VFILT bulk capacitance.

There are 4 conditions that determine the dimensioning of the VFILT capacitor. First, the capacitor value should be between  $12.5$   $\mu$ F and  $4000$   $\mu$ F to guarantee proper operation of the part. The next requirement on the VFILT capacitor is determined by the startup time of the system. According to the KNX specification, the total startup time must be below  $10$  s. This time is comprised of the time to charge the VFILT capacitor to  $12$  V (where the DCDC convertor becomes operational) and the startup time of the rest of the system  $t_{startup, system}$ . This gives the following formula:

$$C < (10 \text{ s} - t_{startup, system}) \times \frac{I_{coupler\_lim, startup}}{V_{FILTH}}$$

1. Maximum bus impedance is specified in the KNX Twisted Pair Standard

The third limit on VFILT capacitor value is the required capacitor value to filter out current steps  $\Delta I_{\text{step}}$  of the system without going into reset.

$$C > \frac{\Delta I_{\text{step}}^2}{\left(2 \cdot (V_{\text{BUS1}} - V_{\text{coupler\_drop}} - V_{\text{FILTL}}) \cdot I_{\text{slope}}\right)}$$

The last condition on the size of VFILT is the desired warning time  $t_{\text{warning}}$  between SAVEB and RESETB in case the bus voltage drops away. This is determined by the current consumption of the system  $I_{\text{system}}$ .

$$C > I_{\text{system}} \times \frac{(t_{\text{warning}} + t_{\text{busfilter}})}{(V_{\text{BUS1}} - V_{\text{coupler\_drop}} - V_{\text{FILTL}})}$$

The bus coupler is implemented as a linear voltage regulator. For efficiency purpose, the voltage drop over the bus coupler is kept minimal (see Table 4).

### KNX Impedance Control

The impedance control circuit defines the impedance of the bus device during the active and equalization pulses. The impedance can be divided into a static and a dynamic component, the latter being a function of time. The static impedance defines the load for the active pulse current and the equalization pulse current. The dynamic impedance is produced by a block, called an equalization pulse generator, that reduces the device current consumption (i.e. increases the device impedance) as a function of time during the equalization phase so as to return energy to the bus.

### Fixed and Adjustable DC–DC Converter

The device contains two DC–DC buck converters, both supplied from VFILT.

DC1 provides a fixed voltage of 3.3 V. This voltage is used as an internal low voltage supply ( $V_{\text{DDA}}$  and  $V_{\text{DDD}}$ ) but can also be used to power external devices ( $V_{\text{DD1}}$ –pin). DC1 is automatically enabled during the power–up procedure (see Analog State Diagram, p23).

DC2 provides a programmable voltage by means of an external resistor divider. It is not used as an internal voltage supply making it not mandatory to use this DC–DC converter (if not needed, tie the  $V_{\text{DD2MV}}$  pin to  $V_{\text{DD1}}$ , see also Figure 12).

DC2 can be monitored (< $V_{\text{DD2}}$ >, see System Status Service, p37), and/or disabled by a command from the host controller (< $\text{DC2EN}$ >, see Analog Control Register 0, p54). DC2 will only be enabled when VFILT–bit is set (< $\text{VFILT}$ >, see System Status Service, p37). The status of DC2 can be monitored (< $\text{VDD2}$ >, see System Status Service, p37).

The voltage divider can be calculated as follows:

$$R_4 = R_5 \times \frac{V_{\text{DD2}} - 1.2}{1.2} \quad (\text{eq. 1})$$

Both DC–DC converters make use of slope control to improve EMC performance (see Table 5). To operate DC1

and DC2 correctly, the voltage on the VIN–pin should be higher than the highest value of DC1 and DC2.

Although both DC–DC converters are capable of delivering 100 mA, the maximum current capability will not always be usable. One always needs to make sure that the KNX bus power consumption stays within the KNX specification. The maximum allowed current for the DC–DC converters and V20V regulator can be estimated as next:

$$\frac{V_{\text{BUS}} \times (I_{\text{BUS}} - I_{20\text{V}})}{2 \times [(V_{\text{DD1}} \times I_{\text{DD1}}) + (V_{\text{DD2}} \times I_{\text{DD2}})]} \geq 1 \quad (\text{eq. 2})$$

$I_{\text{BUS}}$  will be limited by the KNX standard and should be lower or equal to  $I_{\text{coupler}}$  (see Table 4). Minimum  $V_{\text{BUS}}$  is 20 V (see KNX standard).  $V_{\text{DD1}}$  and  $V_{\text{DD2}}$  can be found back in Table 4.  $I_{\text{DD1}}$ ,  $I_{\text{DD2}}$  and  $I_{20\text{V}}$  must be chosen in a correct way to be in line with the KNX specification (Note 2).

Although DC2 can operate up to 21 V, it will not be possible to generate this 21 V under all operating conditions. See application note AND9135 for defining the optimum inductor and capacitor of the DC–DC converters. When using low series resistance output capacitors on DC2, it is advised to split the current sense resistor as shown in Figure 18 to reduce ripple current for low load conditions.

### V20V Regulator

This is the 20 V low drop linear voltage regulator used to supply external devices. As it draws current from VFILT, this current is seen without any power conversion directly at the  $V_{\text{BUS1}}$  pin.

The V20V regulator starts up by default but can be disabled by a command from the host controller (< $\text{V20VEN}$ >, see Analog Control Register 0, p54). When the V20V regulator is not used, no load capacitor needs to be connected (see C7 of Figures 12, 13 and 14). Connect  $V_{20\text{V}}$ –pin with VFILT–pin in this case.

V20V regulator will only be enabled when VFILT–bit is set (< $\text{VFILT}$ >, see System Status Service, p37). The host controller can also monitor the status of the regulator (< $\text{V20V}$ >, see System Status Service, p37). The 20 V regulator has a current limit that depends on the FANIN resistor value, and the value of bits 0–3 ( $\text{V20VCLIMIT}[0:2]$ ) of the analog control register. In Table 4, the typical value of the current limit at startup is given as  $I_{20\text{V\_lim}}$  ( $\text{V20VCLIMIT}[0:2]$  initializes at 100). For each bit difference, the current limit is adjusted up or down by  $\Delta I_{20\text{V,STEP}}$ .

### Xtal Oscillator

An analog oscillator cell generates the main clock of 16 MHz. This clock is directly provided to the digital block to generate all necessary clock domains.

An input pin XSEL is foreseen to enable the use of a quartz crystal (see Figure 16) or an external clock generator (see Figure 17) to generate the main clock.

2. The formula is for a typical KNX application. It's only given as guidance and does not guarantee compliance with the KNX standard.

## NCN5130




Figure 16. XTAL Oscillator

The XCLK-pin can be used to supply a clock signal to the host controller. This clock signal can be switched off by a command from the host controller (<XCLKEN>, see Analog Control Register 0, p54).

After power-up, a 4 MHz (Note 3) clock signal will be present on the XCLK-pin during Stand-By. When Normal State is entered, a 8 or 16 MHz clock signal will be present on the XCLK-pin. See also Figure 20. To output an 8 MHz clock on the XCLK pin, the XCLKC pin must be pulled to ground. When the XCLKC pin is pulled up to VDDD, the XCLK pin will output a 16 MHz clock signal.

When Normal State is left and Stand-By State is re-entered due to an issue different than an Xtal issue, the 8 or 16 MHz clock signal will still be present on the XCLK-pin during the Stand-By State. If however Stand-By is entered from Normal State due to an Xtal issue, the 4 MHz clock signal will be present on the XCLK-pin. See also Table 7.

### FANIN-pin

The FANIN-pin defines the maximum allowed bus current and bus current slopes. If the FANIN-pin is kept floating, pulled up to V<sub>DD</sub>, or pulled down with a resistance higher than 250 k $\Omega$ , NCN5130 will limit the KNX bus current slopes to 0.5 mA/ms at all times. NCN5130 will also limit the KNX bus current to 30 mA during start-up. During normal operation, NCN5130 is capable of taking 10.6 mA (= I<sub>coupler</sub>) from the KNX bus for supplying external loads (DC1, DC2 and V20V).

If the FANIN-pin is pulled to ground with a resistance smaller than 2 k $\Omega$  the operation is similar as above with the exception that the KNX bus current slopes will be limited to 1 mA/ms at all times, the KNX bus current will be limited to 60 mA during start-up and up to 20.5 mA (I<sub>coupler</sub>) can be taken from the KNX bus during normal operation. When the FANIN-pin is pulled to ground with a resistance between 10 k $\Omega$  and 93.1 k $\Omega$ , the current slope and current limit are defined by the values from Table 4. For different resistor values, the typical current limit can be approximated by the formula I<sub>bus</sub> = 0.0004 + 434/R6 A. Using different resistor values is, however, not recommended.

Definitions for Start-Up and Normal Operation (as given above) can be found in the KNX Specification.




Figure 17. External Clock Generator

### Transmit Trigger

When bit 3 of analog control register 0 is set, the TRIG-pin will output a signal that goes high 1 bit time before the start of a scheduled transmission, and goes low when the transmission is complete or a collision is detected. This can be used during development as verification of transmission. Note that a scheduled transmission is a frame that is sent less than t<sub>BUS,IDLE</sub> (TODOS) after previous communication on the bus. When a frame is transmitted on a bus which has been idle for a longer time, or an ACK/NACK/BUSY response is sent, the transmission will start immediately after the trigger goes high, and the time between trigger high and frame transmission start will not be consistent.

### RESETB- and SAVEB-pin

The RESETB signal can be used to keep the host controller in a reset state. When RESETB is low this indicates that the bus voltage is too low for normal operation and that the fixed DC-DC converter has not started up. It could also indicate a Thermal Shutdown (TSD). The RESETB signal also indicates if communication between host and NCN5130 is possible.

The SAVEB signal indicates correct operation. When SAVEB goes low, this indicates a possible issue (loss of bus power or too high temperature) which could trigger the host controller to save critical data or go to a save state. SAVEB goes low immediately when VFILT goes below 14 V (due to sudden large current usage) or after 2 ms when VBUS goes below 20 V. RESETB goes low when VFILT goes below 12 V.

RESETB- and SAVEB-pin are open-drain pins with an internal pull-up resistor to V<sub>DDD</sub>.

### Voltage Supervisors

NCN5130 has different voltage supervisors monitoring VBUS, VFILT, VDD2 and V20V. The general function of a voltage supervisor is to detect when a voltage is above or below a certain level. The levels for the different voltages monitored can be found back in Table 4 (see also Figures 4, 5, 6 and 7).

The status of the voltage supervisors can be monitored by the host controller (see System Status Service, p37).

Depending on the voltage supervisor outputs, the device can enter different states (see Analog State Diagram, p23).

3. The 4 MHz clock signal is internally generated and will be less accurate as the crystal generated clock signal of 8 or 16 MHz.

# NCN5130




Figure 18. Fixed (VDD1) and Adjustable (VDD2) DC-DC Converter

**Table 7. STATUS OF SEVERAL BLOCKS DURING THE DIFFERENT (ANALOG) STATES**

State	Osc	XCLK	VDD1	VDD2/V20V	SPI/UART	KNX
Reset	Off	Off	Off	Off	Inactive	Inactive
Start-Up	Off	Off	Start-up	Off	Inactive	Inactive
Stand-By (Note 18)	Off	4 MHz	On	Start-Up	Active	Inactive (Note 23)
Stand-By (Note 19)	On (Note 21)	On (Note 21)	On	On (Note 22)	Active	Inactive (Note 23)
Normal	On	On (Note 20)	On	On	Active	Active

18. Only valid when entering Stand-By from Start-Up State.

19. Only valid when entering Stand-By from Normal State.

20. 8 MHz or 16 MHz depending on XCLKC.

21. 4 MHz signal if Stand-By state was entered due to oscillator issue. Otherwise 8 MHz or 16 MHz clock signal.

22. Only operational if Stand-By state was not entered due to VDD2 or V20V issue.

23. Under certain conditions KNX bus is (partly) active. See Digital State Diagram for more details.

### Temperature Monitor

The device produces an over-temperature warning (TW) and a thermal shutdown warning (TSD). Whenever the junction temperature rises above the Thermal Warning level ( $T_{TW}$ ), the SAVEB-pin will go low to signal the issue to the host controller. Because the SAVEB-pin will not only go low on a Thermal Warning (TW), the host controller needs to verify the issue by requesting the status (<TW>, see System Status Service, p37). When the junction temperature is above TW, the host controller should undertake actions to reduce the junction temperature and/or store critical data.

When the junction temperature reaches Thermal Shutdown ( $T_{TSD}$ ), the device will go to the Reset State. The Thermal Shutdown will be stored (<TSD>, see Analog Status Register, p56) and the analog and digital power supply will be stopped (to protect the device). The device will stay in the Reset State as long as the temperature stays above  $T_{TSD}$ .

If the temperature drops below  $T_{TSD}$ , Start-Up State will be entered (see also Figure 19). At the moment VDD1 is back up and the OTP memory is read, Stand-By State will be entered and RESETB will go high. The Xtal oscillator will be started. Once the temperature has dropped below  $T_{TW}$  and all voltages are high enough, Normal State will be entered. SAVEB will go high and KNX communication is again possible.

The TW-bit will be reset at the moment the junction temperature drops below  $T_{TW}$ . The TSD-bit will only be reset when the junction temperature is below  $T_{TSD}$  and the <TSD> bit is read (see Analog Status Register, p56).

Figure 8 gives a better view on the temperature monitor.

### Watchdog

NCN5130 provides a Watchdog function to the host controller. The Watchdog function can be enabled by means of the WDEN-bit (<WDEN>, see Watchdog Register, p54).

Once this bit is set to '1', the host controller needs to re-write this bit to clear the internal timer before the Watchdog Timeout Interval expires (Watchdog Timeout Interval = <WDT>, see Watchdog Register, p54).

In case the Watchdog is acknowledged too early (before  $t_{WDPR}$ ) or not within the Watchdog Timeout Interval ( $t_{WDTO}$ ), the RESETB-pin will be made low (= reset host controller).

Table 8 gives the Watchdog timings  $t_{WDTO}$  and  $t_{WDPR}$ . Details on <WDT> can be found in the Watchdog Register, p54.

**Table 8. WATCHDOG TIMINGS**

WDT[3:0]	$t_{WDTO}$ [ms]	$t_{WDPR}$ [ms]
0000	33	2
0001	66	4
0010	98	6
0011	131	8
0100	164	10
0101	197	12
0110	229	14
0111	262	16
1000	295	18
1001	328	20
1010	360	23
1011	393	25
1100	426	27
1101	459	29
1110	492	30
1111	524	31

**Analog State Diagram**

The analog state diagram of NCN5130 is given in Figure 19. The status of the oscillator, XCLK-pin, DC-DC converters, V20V regulator, serial and KNX communication during the different (analog) states is given in Table 7.


Figure 20 gives a detailed view on the start-up behavior of NCN5130. After applying the bus voltage, the filter capacitor starts to charge. During this Reset State, the current drawn from the bus is limited to  $I_{coupler}$  (for details see the KNX Standards). Once the voltage on the filter capacitor reaches 10 V (typ.), the fixed DC-DC converter (powering VDDA) will be enabled and the device enters the Start-Up State. When  $V_{DD1}$  gets above 2.8 V (typ.), the OTP memory is read out to trim some analog parameters (OTP memory is not accessible by the user). When done, the Stand-By State is entered and the RESETB-pin is made high. If at this moment  $V_{BUS}$  is above  $V_{BUSH}$ , the VBUS-bit will be set (<VBUS>, see System Status Service, p37). After approx. 2 ms the Xtal oscillator will start. When  $V_{FILT}$  is above  $V_{FILTH}$  DC2 and V20V will be started. When the Xtal

oscillator has started, no Thermal Warning (TW) or Thermal Shutdown (TSD) was detected and the VBUS-, VFILT-, VDD2- and V20V-bits are set, the Normal State will be entered and SAVEB-pin will go high.

Figure 21 gives a detailed view on the shut-down behavior. If the KNX bus voltage drops below  $V_{BUSL}$  for more than  $t_{bus\_filter}$ , the VBUS-bit will be reset (<VBUS>, see System Status Service, p37) and the Stand-By State is entered. SAVEB will go low to signal this. When VFILT drops below  $V_{FILTL}$ , DC2 and the V20V regulator will be switched off. When VFILT drops below 6.5 V (typ), DC1 will be switched off and  $V_{DD1}$  drops below 2.8 V (typ.) the device goes to Reset State (RESETB low).

**Analog Output**


A multiplexed analog signal is available on the ANAOUT-pin for monitoring signal levels. The signal read out on this pin can be configured through the Analog Output Control bits (<ANAOUTCTRL>, see Analog Control Register 1, p 52).



- Remarks:**
- $\langle TW \rangle$ ,  $\langle XTAL \rangle$ ,  $\langle VBUS \rangle$ ,  $\langle VFILT \rangle$ ,  $\langle VDD2 \rangle$  and  $\langle V20V \rangle$  are internal status bits which can be verified with the System State Service.
  - $\langle TSD \rangle$  is an internal signal indicating a Thermal Shutdown. This internal signal cannot be read out.
  - Although Reset State could be entered from Normal State on a TSD, Stand-By State will be entered first due to a TW.

**Figure 19. Analog State Diagram**

# NCN5130




Remarks: VDD1 directly connected to VDDA.

Figure 20. Start-Up Behavior



# NCN5130



Remarks: VDD1 directly connected to VDDA.

**Figure 21. Shut-Down Behavior**

**Interface Mode**

The device can communicate with the host controller by means of a UART interface or an SPI interface. The

selection of the interface is done by the pins MODE1, MODE2, TREQ, SCK/UC2 and CSB/UC1.

**Table 9. INTERFACE SELECTION**

TREQ	MODE2	MODE1	SCK/UC2	CSB/UC1	SDI/RXD	SDO/TXD	Description
0	0	0	0	0	RXD	TXD	9-bit UART-Mode, 19200 bps
0	0	0	0	1			9-bit UART-Mode, 38400 bps
0	0	0	1	0			8-bit UART-Mode, 19200 bps
0	0	0	1	1			8-bit UART-Mode, 38400 bps
1	0	0	DC2EN	V20VEN	Driver	Receiver	Analog Mode
TREQ	0	1	SCK (out)	CSB (out)	SDI	SDO	SPI Master, 125 kbps
TREQ	1	0					SPI Master, 500 kbps


NOTE: X = Don't Care

**UART Interface**


The UART interface is selected by pulling pins TREQ, MODE1 and MODE2 to ground. Pin UC2 is used to select the UART Mode ('0' = 9-bit, '1' = 8-bit) and pin UC1 is used to select the baudrate ('0' = 19200 bps, '1' = 38400 bps). The UART interface allows full duplex, asynchronous communication.

The difference between 8-bit mode and 9-bit mode is that in 9-bit an additional parity bit is transmitted. This parity bit is used as an even parity bit (with exception of the internal register read and write services where the parity bit is meaningless and should be ignored). However, when the

NCN5130 detects an acceptance window error or pulse duration error on the KNX bus, the parity bit is also encoded to indicate an error in the byte. In 8-bit mode one extra service is available (U\_FrameState.ind). The SDI/RXD-pin is the NCN5130 UART receive pin and is used to send data from the host controller to the device. Pin SDO/TXD is the NCN5130 UART transmit pin and is used to transmit data between the device and the host controller. Figure 12 gives an UART application example (9-bit, 19200 bps). Data is transmitted LSB first.



**Figure 22. 8-bit UART Mode**



**Figure 23. 9-bit UART Mode**

One special UART Mode is foreseen called Analog Mode. When this mode is selected (TREQ = '1', MODEx = '0') an immediate connection is made with the KNX transmitter receiver (see Figure 24). Bit level coding/decoding has to be done by the host controller. Keep in mind that the signals on the SDI/RXD- and SDO/TXD-pin are inverted. Figure 14 gives an Analog Mode application example. In Analog

Mode, the UC1 and UC2 pins are used to enable or disable the 20 V regulator and DC2 controller. When pulled low, these blocks are enabled. When one of these pins is pulled to VDDD, the respective block is disabled. When using the device in Analog Mode, no clock needs to be provided to the device.

# NCN5130




Figure 24. Analog UART Mode

# NCN5130

## SPI Interface

The SPI interface is selected by MODE1- and MODE2-pin. The baudrate is determined by which MODE-pin is pulled high (MODE1 pulled high = 125 kbps, MODE2 pulled high = 500 kbps).

The SPI interface allows full duplex synchronous communication between the device and the host controller. The interface operates in Mode 0 (CPOL and CPHA = '0') meaning that the data is clocked out on the falling edge and sampled on the rising edge. The LSB is transmitted first.




Figure 25. SPI Transfer

During SPI transmission, data is transmitted (shifted out serially) on the SDO/TXD-pin and received (shifted in serially) on the SDI/RXD-pin simultaneously. SCK/UC2 is set as output and is used as the serial clock (SCK) to synchronize shifting and sampling of the data on the SDI-

and SDO-pin. The speed of this clock signal is selectable (see Table 9). The slave select line (CSB/UC1-pin) will go low during each transmission allowing to selection the host controller (CSB-pin is high when SPI is in idle state).




Figure 26. SPI Master

In an SPI network only one SPI Master is allowed (in this case NCN5130). To allow the host controller to communicate with the device the TREQ-pin can be used (Transmit Request). When NCN5130 detects a negative

edge on TREQ, the device will issue dummy transmission of 8 bits which will result in a transmission of data byte from the host controller to the device. See Figure 11 for details on the timings. See Figure 13 for an SPI application example.




Figure 27. Transmission Request

# NCN5130

## DIGITAL FUNCTIONAL DESCRIPTION

The implementation of the Data Link Layer as specified in the KNX standard is divided in two parts. All functions related to communication with the Physical Layer and most of the Data Link Layer services are inside NCN5130, the rest of the functions and the upper communication layers are implemented into the host controller (see Figure 28).

The host controller is responsible for handling:

- Checksum
- Parity
- Addressing
- Length

The NCN5130 is responsible for handling:

- Checksum
- Parity
- Acknowledge
- Repetition
- Timing

### Digital State Diagram

The digital state diagram is given in Figure 29.

The current mode of operation can be retrieved by the host controller at any time (when RESETB-pin is high) by issuing the U\_SystemStat.req service and parsing back U\_SystemStat.ind service (see System Status Service, p37).

**Table 10. NCN5130 DIGITAL STATES**

State	Explanation
RESET	Entered after Power On Reset (POR) or in response to a U_Reset.req service issued by the host controller. In this state NCN5130 gets initialized, all features disabled and services are ignored and not executed.
POWER-UP / POWER-UP STOP	Entered after Reset State or when VBUS, VFILT or Xtal are not operating correctly (operation of VBUS, VFILT and XTAL can be verified by means of the System Status Service, p37). Communication with KNX bus is not allowed. U_SystemStat.ind can be used to verify this state (code 00).
SYNC	NCN5130 remains in this state until it detects silence on the KNX bus for at least 40 Tbits. Although the receiver of NCN5130 is on, no frames are transmitted to the host controller. U_SystemStat.ind can be used to verify this state (code 01).
STOP	This state is useful for setting-up NCN5130 safely or temporarily interrupting reception from the KNX bus. U_SystemStat.ind can be used to verify this state (code 10).
NORMAL	In this state the device is fully functional. Communication with the KNX bus is allowed. U_SystemStat.ind can be used to verify this state (code 11).

# NCN5130




Figure 28. OSI Model Reference




Figure 29. Digital State Diagram

**Services**

Execution of services depends on the digital state (Figure 29). Certain services are rejected if received outside the Normal State. The following table gives a view of all services and their acceptance during the different digital states.

**Table 11. ACCEPTANCE OF SERVICES**

Service	State				
	Normal	Stop	Sync	Power-Up	Bus Monitor
U_Reset.req	E	E	E	E	E
U_State.req	E	E	E	E	I
U_SetBusy.req	E	E	E	E	I
U_QuitBusy.req	E	E	E	E	I
U_Busmon.req	E	E	E	E	I
U_SetAddress.req	E	E	E	E	I
U_SetRepetition.req	E	E	E	E	I
U_L_DataOffset.req	E	E	E	E	I
U_SystemStat.req	E	E	E	E	I
U_StopMode.req	E	I	E	E	E
U_ExitStopMode.req	I	E	I	I	E
U_Ackn.req	E	R	R	R	I
U_Configure.req	E	E	E	E	I
U_IntRegWr.req	E	E	E	E	E
U_IntRegRd.req	E	E	E	E	E
U_L_DataStart.req	E	R	R	R	I
U_L_DataCont.req	E	R	R	R	I
U_L_DataEnd.req	E	R	R	R	I
U_PollingState.req	E	E	E	E	I

**NOTE:**

Bus Monitor state is not a separate state. It is applied on top of Normal, Stop, Sync or Power-Up State.

Legend: E = service is executed

I = service is ignored (not executed and no feedback sent to the host controller)

R = service is rejected (not executed, protocol error is sent back to the host controller through U\_State.ind)

See Internal Register Read Service (p39) for limitations of U\_IntRegRd.req

Table 12. SERVICES FROM HOST CONTROLLER

Control Field								Service Name	Hex	Remark	Extra Following Bytes	Total Bytes
7	6	5	4	3	2	1	0					
<b>INTERNAL COMMANDS – DEVICE SPECIFIC</b>												
0	0	0	0	0	0	0	1	U_Reset.req	01			1
0	0	0	0	0	0	1	0	U_State.req	02			1
0	0	0	0	0	0	1	1	U_SetBusy.req	03			1
0	0	0	0	0	1	0	0	U_QuitBusy.req	04			1
0	0	0	0	0	1	0	1	U_Busmon.req	05			1
1	1	1	1	0	0	0	1	U_SetAddress.req	F1		AddrHigh AddrLow X (don't care)	4
1	1	1	1	0	0	1	0	U_SetRepetition.req	F2		RepCnts X (don't care) X (don't care)	4
0	0	0	0	1	i	i	i	U_L_DataOffset.req	08–0C	iii = MSB byte index (0..4)		1
0	0	0	0	1	1	0	1	U_SystemState.req	0D			1
0	0	0	0	1	1	1	0	U_StopMode.req	0E			1
0	0	0	0	1	1	1	1	U_ExitStopMode.req	0F			1
0	0	0	1	0	n	b	a	U_Ackn.req	10–17	n = nack b = busy a = addressed		1
0	0	0	1	1	p	c	m	U_Configure.req	18–1F	p = auto-polling c = CRC-CCITT m = frame end with MARKER		1
0	0	1	0	1	0	a	a	U_IntRegWr.req	28–2B	aa = address of internal register	Data to be written	2
0	0	1	1	1	0	a	a	U_IntRegRd.req	38–3B			1
1	1	1	0	s	s	s	s	U_PollingState.req	E0–EE	s = slot number (0 ... 14)	PollAddrHigh PollAddrLow PollState	4
<b>KNX TRANSMIT DATA COMMANDS</b>												
1	0	0	0	0	0	0	0	U_L_DataStart.req	80		Control Octet (CTRL)	2
1	0	i	i	i	i	i	i	U_L_DataCont.req	81–BF	i = index (1...63)	Data octet (CTRL, SA, DA, AT, NPCI, LG, TPDU)	2
0	1	l	l	l	l	l	l	U_L_DataEnd.req	47–7F	l = last index + 1 (7 ... 63)	Check Octet (FCS)	2

With respect to command length, there are two types of services from the host controller:

- Single-byte commands: the control byte is the only data sent from the host controller to NCN5130.
- Multiple-byte commands: the following data byte(s) need to be handled according to the already received control byte.

With respect to command purpose there are two types of services from the host controller:

- Internal command: does not initiate any communication on the KNX bus.
- KNX transmit data command: initiates KNX communication



Table 13. SERVICES TO HOST CONTROLLER

Control Field								Service Name	Remark	Extra Following Bytes	Total Bytes
7	6	5	4	3	2	1	0				
<b>DLL (LAYER 2) SERVICES (DEVICE IS TRANSPARENT)</b>											
1	0	r	1	p1	p0	0	0	L_Data_Standard.ind	r = not repeated ('1') or repeated L_Data frame ('0') p1, p0 = priority		n
0	0	r	1	p1	p0	0	0	L_Data_Extended.ind			n
1	1	1	1	0	0	0	0	L_Poll_Data.ind			n
<b>ACKNOWLEDGE SERVICES (DEVICE IS TRANSPARENT IN BUS MONITOR MODE)</b>											
x	x	0	0	x	x	0	0	L_Ackn.ind	x = acknowledge frame		1
z	0	0	0	1	0	1	1	L_Data.con	z = positive ('1') or negative ('0') confirmation		1
<b>CONTROL SERVICES – DEVICE SPECIFIC</b>											
0	0	0	0	0	0	1	1	U_Reset.ind			1
sc	re	te	pe	tw	1	1	1	U_State.ind	sc = slave collision re = receive error te = transmit error pe = protocol error tw = temperature warning		1
re	ce	te	1	res	0	1	1	U_FrameState.ind	re = parity or bit error ce = checksum or length error te = timing error res = reserved		1
0	b	aa	ap	c	m	0	1	U_Configure.ind	b = reserved aa = auto-acknowledge ap = auto-polling c = CRC-CCITT m = frame end with MARKER		1
1	1	0	0	1	0	1	1	U_FrameEnd.ind			1
0	0	1	0	1	0	1	1	U_StopMode.ind			1
0	1	0	0	1	0	1	1	U_SystemStat.ind		V20V, VDD2, VBUS, VFILT, XTAL, TW, Mode	2

Each data byte received from the KNX bus is transparently transmitted to the host controller. An exception is the Acknowledge byte which is transmitted to the host controller only in bus monitoring mode. Other useful information can be transmitted to the host controller by request using internal control services.

A detailed description of the services is given on the next pages. For all figures, the MSB bit is always given on the left side no matter how the arrow is drawn.




Figure 30. Bit Order of Services

**Reset Service**

Reset the device to the initial state.




Figure 31. Reset Service

Remark: U\_Reset.Ind will be send when entering Normal State (see Digital State Diagram, p29).

**State Service**

Get internal communication state of the device.




Figure 32. State Service

- sc (slave collision): '1' if collision is detected during transmission of polling state
- re (receive error): '1' if corrupted bytes were sent by the host controller. Corruption involves incorrect parity (9-bit UART only) and stop bit of every byte as well as incorrect control octet, length or checksum of frame for transmission.
- te (transceiver error): '1' if error detected during frame transmission (sending '0' but receiving '1').
- pe (protocol error): '1' if an incorrect sequence of commands sent by the host controller is detected.
- tw (thermal warning): '1' if thermal warning condition is detected.

**Set Busy Service**

Activate BUSY mode.

During this time and when autoacknowledge is active (see *Set Address Service* p35), NCN5130 rejects the frames whose destination address corresponds to the stored physical address by sending the BUSY acknowledge. This service has no effect if autoacknowledge is not active.




Figure 33. Set Busy Service

Remark: BUSY mode is deactivated immediately if the host controller confirms a frame by sending U\_Ackn.req service.

**Quit Busy Service**

Deactivate the BUSY mode.

Restores back to the normal autoacknowledge behavior with ACK sent on the bus in response to addressing frame (only if autoacknowledge is active). This service has no effect if autoacknowledge is not active or BUSY mode was not set.




Figure 34. Quit Busy Service

**Bus Monitor Service**

Activate bus monitoring state.

In this mode all data received from the KNX bus is sent to the host controller without performing any filtering on Data Link Layer. Acknowledge Frames are also transmitted transparently. This state can only be exited by the Reset Service (see p34).




Figure 35. Bus Monitor Service

Remark:

x = don't care

**Set Address Service**

Sets the physical address of the device and activates the auto-acknowledge function.

NCN5130 starts accepting all frames whose destination address corresponds to the stored physical address or whose destination address is the group address by sending IACK on the bus. In case of an error detected during such frame reception, NCN5130 sends NACK instead of IACK.

When issued several times after each other, the first call will set the physical address and activate the auto-acknowledge. Following calls will only set the physical address because auto-acknowledge is already activated.

NCN5130 confirms activation of auto-acknowledge function by sending the `U_Configure.ind` service to the host controller.




Figure 36. Set Address Service

## NCN5130

- b (busy mode): '1' if busy mode is active. Can be enabled with U\_SetBusy.req (see Set Busy Service, p34) and disabled with U\_QuitBusy.req service (see *Quit Busy Service*, p34) or U\_Ackn.req service (see *Receive Frame Service*, p47).
- aa (auto-acknowledge): '1' if auto-acknowledge feature is active. Can be enabled with U\_SetAddress.req service (see *Set Address Service*, p35).
- ap (auto-polling): '1' if auto-polling feature is active. This feature can be enabled with U\_Configure.req service (see *Configure Service*, p38).
- c (CRC-CCITT): '1' if CRC-CCITT feature is active. This feature can be enabled with U\_Configure.req service (see *Configure Service*, p38).
- m (frame end with MARKER): '1' when feature is active. This feature can be enabled with U\_Configure.req service (see *Configure Service*, p38).

### Remarks:

- Set Address Service can be issued any time but the new physical address and the autoacknowledge function will only get active after the KNX bus becomes idle.
- Autoacknowledge can only be deactivated by a Reset Service (p34)
- x = don't care
- Dummy byte can be anything. NCN5130 completely disregards this information.

### Set Repetition Service

Specifies the maximum repetition count for transmitted frames when not acknowledged with IACK.

Separate counters can be set for NACK and BUSY frames. Initial value of both counters is 3.

If the acknowledge from remote Data Link Layer is BUSY during frame transmission, NCN5130 tries to repeat after at least 150 bit times KNX bus idle. The BUSY counter determines the maximum amount of times the frame is repeated. If the BUSY acknowledge is still received after the last try, an L\_Data.con with a negative conformation is sent back to the host controller.

For all other cases (NACK acknowledgment received, invalid/corrupted acknowledge received or time-out after 30 bit times) NCN5130 will repeat after 50 bit times of KNX bus idle. The NACK counter determines the maximum retries. L\_Data.con with a negative confirmation is send back to the host controller when the maximum retries were reached.

In worst case, the same request is transmitted (NACK + BUSY + 1) times before NCN5130 stops retransmission.





Figure 37. Set Repetition Service

- bbb: BUSY counter (a frame will be retransmitted bbb-times if acknowledge with BUSY).
- nnn: NACK counter (a frame will be retransmitted nnn-times if acknowledge with NACK).

Remark: Bit 3 and 7 of the second byte need to be zero ('0')!

**System Status Service**

Request the internal system state of the device.



**Figure 38. System State Service**


- V20V: '1' if V20V linear voltage regulator is within normal operating range
- VDD2: '1' if DC2 regulator is within normal operating range
- VBUS: '1' if KNX bus voltage is within normal operating range
- VFILT: '1' if voltage on tank capacitor is within normal operating range State Service
- XTAL: '1' if crystal oscillator frequency is within normal operating range
- TW: '1' if thermal warning condition is present (can also be verified with U\_State.ind service (see State Service, p34)
- Mode: Operation mode (see also Digital State Diagram, p29).

Bit		Mode
1	0	
0	0	Power-Up
0	1	Sync
1	0	Stop
1	1	Normal

Note: SAVEB-pin is low if any of bits 3 to 7 is '0' (zero) or bit 2 is '1'.

**Stop Mode Service**


Go to Stop State. A confirmation is sent to indicate that device has switched to the Stop State. See also Digital State Diagram, p29



**Figure 39. Stop Mode Service**

**Exit Stop Mode Service**

Request transition from Stop to Sync State. An acknowledge service is send later to confirm that device has switched from Sync to Normal State. See also Digital State Diagram, p29.




**Figure 40. Exit Stop Mode Service**

**Configure Service**

Activate additional features (which are disabled after reset).

U\_Configure.ind service is send back to the host controller at the exact moment when the new features get activated. This is done during bus idle or outside the Normal State. It confirms the execution of the request service.



**Figure 41. Configure Service**


- p (auto polling): when active, NCN5130 automatically fills in corresponding poll slot of polling telegrams. Host controller is responsible to provide appropriate polling information with the U\_PollingState.req service (See Slave Polling Frame Service and Master Polling Frame Service, p50 and 51).
- c (CRC-CCITT): when active, NCN5130 accompanies every received frame with a 2-byte CRC-CCITT value. CRC-CCITT is also known as CRC-16-CCITT.
- m (frame end with MARKER): End of received frames is normally reported with a silence of 2.6 ms on the Tx line to the host controller. With this feature active, NCN5130 marks end of frame with U\_FrameEnd.ind + U\_FrameState.ind services (See Send Frame Service and Receive Frame Service, p39 and 47).
- b: '1' if busy mode is active. Can be enabled with U\_SetBusy.req (see Set Busy Service, p34) and disabled with U\_QuitBusy.req service (see Quit Busy Service, p34) or U\_Ackn.req service (see Receive Frame Service, p47).
- aa: '1' if auto-acknowledge feature is active. Can be enabled with U\_SetAddress.req service (see Set Address Service, p35).
- ap (auto-polling): '1' if auto-polling feature is active. This feature can be enabled with U\_Configure.req service.
- c (CRC-CCITT): '1' if CRC-CCITT feature is active. See p53 for info on CRC-CCITT. This feature can be enabled with U\_Configure.req service.
- m (frame end with MARKER): '1' when feature is active. This feature can be enabled with U\_Configure.req service.

**Remark:**

Activation of the additional features is done by setting the corresponding bit to '1'. Setting the bit to '0' (zero) has no effect (will not deactivate feature). Features can only be deactivated by a reset. Set all bits (m, c and p) to '0' (zero) to poll the current configuration status.

**Internal Register Write Service**

Write a byte to an internal device-specific register (see *Internal Device-Specific Registers*, p54). The address of the register is specified in the request. The data to be written is transmitted after the request.



**Figure 42. Internal Register Write Service**


aa: address of the internal register

Remarks:

- x = don't care (in line with *Internal Device-Specific Registers*, p54).
- Internal Register Write is not synchronized with other services. One should only use this service when all previous services are ended. When using communication over SPI, it is recommended to go to stop mode when performing a register write. When communicating over UART, this is not required.

**Internal Register Read Service**

Read a byte from an internal device-specific register (see *Internal Device-Specific Registers*, p54). The address of the register is specified in the request. The next byte returns the data of the addressed register.



**Figure 43. Internal Register Read Service**

aa: address of the internal register

Remarks:

- x = don't care (in line with *Internal Device-Specific Registers*, p54).
- It's advised to only use this service in Stop, Power-Up Stop or Power-Up State. In the other state erroneous behavior could occur.
- Internal Register Read is not synchronized with other services. One should only use this service when all previous services are ended. When using communication over SPI or UART, it is recommended to go to stop mode when performing a register write.

**Send Frame Service**

Send data over the KNX bus.

The U\_L\_DataStart.req is used to start transmission of a new frame. The byte following this request is the control byte of the KNX telegram.

The different bytes following the control byte are assembled by using U\_L\_DataCont.req. The byte following U\_L\_DataCont.req is the data byte of the KNX telegram. U\_L\_DataCont.req contains the index which specifies the position of the data byte inside the KNX telegram. It's allowed to transmit bytes in random order and even overwrite bytes (= write several times into the same index). It's up to the host controller to correctly populate all data bytes of the KNX telegram.

U\_L\_DataEnd.req is used to finalize the frame and start the KNX transfer. The byte following U\_L\_DataEnd.req is the checksum of the KNX telegram. If the checksum received by the device corresponds to the calculated checksum, the device starts the transmission on the KNX bus. If not, the device returns U\_State.ind message to the host controller with Receive Error flag set (see *State Service* p34 for U\_State.ind).

# NCN5130

U\_L\_DataStart/DataCont/DataEnd only provides space for 6 index bits. Because an extended frame can consist out of 263 bytes, an index of 9 bits long is needed. U\_DataOffset.req provides the 3 most significant bits of the data byte index. The value is stored internally until a new offset is provided with another call.

Each transmitted data octet on the KNX bus will also be transmitted back to the host controller.

Each transmission is ended with a L\_Data.con service where the MSB indicates if an acknowledgment was received or not.

When operating in SPI or UART 8-bit Mode, L\_Data.con is preceded with U\_FrameState.ind.

Depending on the activated features, a CRC-CCITT service and/or a MARKER could be included.

Next figures give different examples of send frames.




Figure 44. Send Frame, SPI or 8-bit UART Mode, Frame End with Silence, No CRC-CCITT



# NCN5130




Figure 45. Send Frame, 9-bit UART Mode, Frame End with Silence, No CRC-CCITT

# NCN5130




Figure 46. Send Frame, 9-bit UART Mode, Frame End with Silence, with CRC-CCITT

# NCN5130




Figure 47. Send Frame, SPI or 8-bit UART Mode, Frame End with Silence, with CRC-CCITT

# NCN5130




Figure 48. Send Frame, All Modes, Frame End with MARKER, No CRC-CCITT

# NCN5130




Figure 49. Send Frame, All Modes, Frame End with MARKER and with CRC-CCITT

## NCN5130

re (receive error):	'1' if newly received frame contained corrupted bytes (wrong parity, wrong stop bit or incorrect bit timings)
ce (checksum or length error):	'1' if newly received frame contained wrong checksum or length which does not correspond to the number of received bytes
te (timing error):	'1' if newly received frame contained bytes whose timings do not comply with the KNX standard
res (reserved):	Reserved for future use (will be '0').

### Remarks:

- If the repeat flag is not set (see Set Repetition Service p36), the device will only perform one attempt to send the KNX telegram.
- Sending of the KNX telegram over the KNX bus is only started after all data bytes are received and the telegram is assembled.
- When starting transmission of a new frame with U\_L\_DataStart.req, the device automatically resets the internal offset of the data index to zero.
- Data offsets of 5, 6 and 7 are forbidden (U\_L\_DataOffset.req)!

### Remarks on Figures 44 to 49:

- x = don't care (in respect with KNX standard)
- See Tables 12 and 13 for more details on all the bits
- Code of U\_FrameEnd.ind (0xCB) can also be part of the KNX frame content (Data Octet). When NCN5130 transmits the data octet (0xCB) on the KNX bus, 2 bytes (2 times 0xCB) will be transmitted back to the host controller to make it possible for the host controller to distinguish between a data octet (0xCB) and U\_FrameEnd.ind. This remark is only valid if frame end with MARKER is enabled.
- See p53 for info on CRC-CCITT.

**Receive Frame Service**


Receive data over the KNX bus.

Upon reception from the control byte, the control byte is checked by the device. If correct, the control byte is transmitted back to the host (L\_Data\_Standard.ind or L\_Data\_Extended.ind depending if standard or extended frame type is received). After the control byte, all data bytes are transparently transmitted back to the host controller. Handling of this data is a task for the Data Link Layer which should be implemented in the host controller.

The host controller can indicate if the device is addressed by setting the NACK, BUSY or ACK flag (U\_Ackn.req).

When working in SPI or 8-bit UART Mode, each frame is ended with an U\_FrameState.ind. Depending on the activated features, a CRC-CCITT or MARKER could be added to the complete frame.

Below figures give different examples of receive frames.



**Figure 50. Receive Frame, SPI or 8-bit UART Mode, Frame End with Silence, No CRC-CCITT**

# NCN5130




Figure 51. Receive Frame, 9-bit UART Mode, Frame End with Silence, No CRC-CCITT




Figure 52. Receive Frame, 9-bit UART Mode, Frame End with Silence, with CRC-CCITT



# NCN5130




Figure 53. Receive Frame, SPI or 8-bit UART Mode, Frame End with Silence, with CRC-CCITT





Figure 54. Receive Frame, All Modes, Frame End with MARKER, No CRC-CCITT

# NCN5130



**Figure 55. Receive Frame, All Modes, Frame End with MARKER, with CRC-CCITT**

- re (receive error): '1' if newly received frame contained corrupted bytes (wrong parity, wrong stop bit or incorrect bit timings)
- ce (checksum or length error): '1' if newly received frame contained wrong checksum or length which does not correspond to the number of received bytes
- te (timing error) : '1' if newly received frame contained bytes whose timings do not comply with the KNX standard
- res (reserved) : Reserved for future use (will be '0').

Remarks on Figures 50 to 55:


- x = don't care (in respect with KNX standard)
- See Tables 12 and 13 for more details on all the bits
- Code of U\_FrameEnd.ind (0xCB) can also be part of the KNX frame content (Data Octet). To make a distinguish between a data octet and U\_FrameEnd.ind, NCN5130 duplicates the data content (if 0xCB). This will result in 2 bytes transmitted to the host controller (two times 0xCB) corresponding to 1 byte received on the KNX bus. Above is only valid if frame end with MARKER is enabled.
- See p53 for info on CRC-CCITT.

**Slave Polling Frame Service**

Upon reception and consistency check of the polling control byte, the control byte is send back to the host controller (L\_Poll\_Data.ind). The host controller will send the slot number to the device (U\_PollingState.req), followed by the polling address and the polling state. At the same time the source address, polling address, slot count and checksum is received over the KNX bus. If the polling address received from the KNX bus is equal to the polling address received from the host controller, NCN5130 will send the polling data in the slot as define by U\_PollingState.req (only if the slotcount is higher as the define slot).

U\_PollingState.req can be sent at any time (not only during a transmission of a polling telegram). The information is stored internally in NCN5130 and can be reused for further polling telegrams if auto-polling function gets activated.

# NCN5130



**Figure 56. Slave Polling Frame Service**


Remarks:

x = don't care (in respect with KNX standard)  
 ssss = slot number

**Master Polling Frame Service**

When NCN5130 receives the polling frame from the host controller, the polling frame will be transmitted over the KNX bus.

# NCN5130



**Figure 57. Master Polling Frame Service**

Remarks:

x = don't care (in respect with KNX standard)  
 ssss = slot number

**CRC-CCITT**

CRC order – 16 bit

CRC polynom (hex) – 1021

Initial value (hex) – FFFF

Final XOR value (hex) – 0

No reverse on output CRC

Test string „123456789“ is 29B1h

CRC-CCITT value over a buffer of bytes can be calculated with following code fragment in C, where

*pBuf* is pointer to the start of frame buffer

*uLength* is the frame length in bytes

unsigned short calc\_CRC\_CCITT(unsigned char\* pBuf, unsigned short uLength)

```
{
    unsigned short u_crc_ccitt;
    for (u_crc_ccitt = 0xFFFF; uLength--; p++)
    {
        u_crc_ccitt = get_CRC_CCITT(u_crc_ccitt, *p);
    }
    return u_crc_ccitt;
}
```

unsigned short get\_CRC\_CCITT(unsigned short u\_crc\_val, unsigned char btVal)

```
{
    u_crc_val = ((unsigned char)(u_crc_val >> 8)) | (u_crc_val << 8);
    u_crc_val ^= btVal;
    u_crc_val ^= ((unsigned char)(u_crc_val & 0xFF)) >> 4;
    u_crc_val ^= u_crc_val << 12;
    u_crc_val ^= (u_crc_val & 0xFF) << 5;
    return u_crc_val;
}
```

**Internal Device-Specific Registers**

In total 4 device-specific register are available:

- Watchdog Register (0x00)
- Analog Control Register 0 (0x01)
- Analog Control Register 1 (0x02)
- Analog Status Register 0 (0x03)
- Revision ID Register (0x05)

**Watchdog Register**

The Watchdog Register is located at address 0x00 and can be used to enable the watchdog and set the watchdog time.

**Table 14. WATCHDOG REGISTER**

ExtWatchdogCtrl (ExtWR)									
Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x00	Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reset	0	0	0	0	1	1	1	1
	Data	WDEN	-	-	-	WDT			

**Table 15. WATCHDOG REGISTER PARAMETERS**

Parameter	Value		Description	Info
WDEN	0	Disable	Enables/disables the watchdog	p22
	1	Enable		
WDT	0000	33 ms	Defines the watchdog time. The watchdog needs to be re-enabled (WDEN) within this time or a watchdog event will be triggered.	
	0001	66 ms		
	0010	98 ms		
	0011	131 ms		
	0100	164 ms		
	0101	197 ms		
	0110	229 ms		
	0111	262 ms		
	1000	295 ms		
	1001	328 ms		
	1010	360 ms		
	1011	393 ms		
	1100	426 ms		
	1101	459 ms		
1110	492 ms			
1111	524 ms			

Remark: Bit 4 ... 6 are reserved.

**Analog Control Register 0**

The Analog Control Register 0 is located at address 0x01 and can be used to disable the V20V and the DC2 regulator, to disable the XCLK-pin, to enable the transmit trigger signal and to set the 20 V LDO current limit.

**Table 16. ANALOG CONTROL REGISTER 0**

Analog Control Register 0 (AnaCtrl0)									
Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x01	Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reset	0	1	1	1	0	1	0	0
	Data	-	V20VEN	DC2EN	XCLKEN	TRIGEN	V20VCLIMIT		

**Table 17. ANALOG CONTROL REGISTER 0 PARAMETERS**

Parameter	Value		Description	Info
V20VEN	0	Disable	Enables/disables the V20V regulator	p 19
	1	Enable		
DC2EN	0	Disable	Enables/disables the DC2 converter	p 19
	1	Enable		
XCLKEN	0	Disable	Enables/disables the XCLK output signal	p 19
	1	Enable		
TRIGEN	0	Disable	TRIG/ARXD pin outputs the Tx activity monitor signal when enabled. When disabled the TRIG/ARXD pin is tri-state.	p 19
	1	Enable		
V20VCLIMIT	000 – 111		Adjustment of the V20V current limit as configured by R <sub>6</sub> by ΔI <sub>20V, STEP</sub> per bit	p 19

Remark: Bit 7 is reserved.

**Analog Control Register 1**

The Analog Control Register 1 is located at address 0x02 and can be used to configure the voltage monitors.

**Table 18. ANALOG CONTROL REGISTER 1**

Analog Control Register 1 (AnaCtrl1)									
Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x02	Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reset	0	1	1	0	0	0	0	0
	Data	-	V20V_OK_M	VDD2_OK_M	VFILT_OK_M	ANAOUTCTRL			

**Table 19. ANALOG CONTROL REGISTER 1 PARAMETERS**

Parameter	Value		Description	Info
V20V_OK_M	0	Enable	Enable to include the voltage monitor output in the SAVEB calculation.	p 19
	1	Disable		
VDD2_OK_M	0	Enable	Enable to include the voltage monitor output in the SAVEB calculation.	p 19
	1	Disable		
VFILT_OK_M	0	Enable	Enable to include the voltage monitor output in the SAVEB calculation.	p 18
	1	Disable		
ANAOUTCTRL	000	Disable	Analog output is disabled	p 23
	001	Enable	Analog output monitors VBUS1	
	010	Enable	Analog output monitors VFILT	
	011	Enable	Analog output monitors V20V	
	100	Enable	Analog output monitors VDD2	
	101	Enable	Analog output monitors VDDA	
	110	Enable	Analog output monitors Bus current	
	111	Enable	Analog output monitors Temperature	

Remark: Bit 0 and bit 7 are reserved.

# NCN5130

## Analog Status Register

The Analog Status Register is located at address 0x03 and can be used to verify the voltage monitors, Xtal and thermal status.

**Table 20. ANALOG STATUS REGISTER**

Analog Status Register (AnaStat)									
Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x03	Access	R	R	R	R	R	R	R	R
	Reset	0	0	0	0	0	0	0	0
	Data	-	V20V	VDD2	VBUS	VFILT	XTAL	TW	TSD

**Table 21. ANALOG STATUS REGISTER PARAMETERS**

Parameter	Value	Value	Description	Info
V20V	0	nOK	'1' if voltage on V20V-pin is above the V20V undervoltage level	p 19
	1	OK		
VDD2	0	nOK	'1' if voltage on VDD2-pin is above the VDD2 undervoltage level	p 19
	1	OK		
VBUS	0	nOK	'1' if bus voltage is above the VBUS undervoltage level	p 18
	1	OK		
VFILT	0	nOK	'1' if voltage on VFILT-pin is above the VFILT undervoltage level	p 18
	1	OK		
XTAL	0	nOK	'1' if XTAL is up and running	p 19
	1	OK		
TW	0	No TW	'1' if Thermal Warning detected	p 22
	1	TW		
TSD	0	No TSD	Contains information about the previous Thermal Shutdown situation	
	1	TSD		

Remark: Bit 7 is reserved.

## Revision ID register

The Revision ID register is located at address 0x05 and can be read out to check the revision ID of the silicon and by the firmware of the host controller to determine the part number of the transceiver

**Table 22. REVISION ID REGISTER**

Revision ID Register (RevID)									
Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x05	Access	R	R	R	R	R	R	R	R
	Reset	X	X	X	0	1	1	0	0
	Data	Revision				Part Number			

**Table 23. REVISION ID REGISTER PARAMETERS**

Parameter	Value	Value	Description	Info
Revision			Silicon revision ID	
Part Number	01100	NCN5130	Transceiver Part Number	



PACKAGE THERMAL CHARACTERISTICS

The NCN5130 is available in a QFN40 package. For cooling optimizations, the QFN40 has an exposed thermal pad which has to be soldered to the PCB ground plane. The ground plane needs thermal vias to conduct the heat to the bottom layer.

Figure 58 gives an example of good heat transfer. The exposed thermal pad is soldered directly on the top ground layer (left picture of Figure 58). It's advised to make the top ground layer as large as possible (see arrows Figure 58). To improve the heat transfer even more, the exposed thermal pad is connected to a bottom ground layer by using thermal vias (see right picture of Figure 58). It's advised to make this bottom ground layer as large as possible and with as less as possible interruptions.

For precise thermal cooling calculations the major thermal resistances of the device are given (Table 4). The thermal media to which the power of the devices has to be given are:

- Static environmental air (via the case)
- PCB board copper area (via the exposed pad)

The major thermal resistances of the device are the  $R_{th}$  from the junction to the ambient ( $R_{thja}$ ) and the overall  $R_{th}$  from the junction to exposed pad ( $R_{thjp}$ ). In Table 4 one can find the values for the  $R_{thja}$  and  $R_{thjp}$ , simulated according to JESD-51. The  $R_{thja}$  for 2S2P is simulated conform JEDEC JESD-51 as follows:

- A 4-layer printed circuit board with inner power planes and outer (top and bottom) signal layers is used
- Board thickness is 1.46 mm (FR4 PCB material)
- The 2 signal layers: 70  $\mu\text{m}$  thick copper with an area of 5500  $\text{mm}^2$  copper and 20% conductivity
- The 2 power internal planes: 36  $\mu\text{m}$  thick copper with an area of 5500  $\text{mm}^2$  copper and 90% conductivity

The  $R_{thja}$  for 1S0P is simulated conform to JEDEC JESD-51 as follows:

- A 1-layer printed circuit board with only 1 layer
- Board thickness is 1.46 mm (FR4 PCB material)
- The layer has a thickness of 70  $\mu\text{m}$  copper with an area of 5500  $\text{mm}^2$  copper and 20% conductivity




Figure 58. PCB Ground Plane Layout Condition (left picture displays the top ground layer, right picture displays the bottom ground layer)

ORDERING INFORMATION

Device Number	Temperature Range	Package	Shipping†
NCN5130MNG	-40°C to 105°C	QFN-40 (Pb-Free)	50 Units / Tube 100 Tubes / Box
NCN5130MNTWG	-40°C to 105°C	QFN-40 (Pb-Free)	3000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



# MECHANICAL CASE OUTLINE

## PACKAGE DIMENSIONS


ON Semiconductor®



1 40  
SCALE 2:1

QFN40 6x6, 0.5P  
CASE 485AU-01  
ISSUE O

DATE 01 JUL 2008




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSIONS: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

MILLIMETERS		
DIM	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20 REF	
b	0.18	0.30
D	6.00 BSC	
D2	3.10	3.30
E	6.00 BSC	
E2	3.10	3.30
e	0.50 BSC	
K	0.20 MIN	
L	0.30	0.50
L1	---	0.15


**GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code  
 A = Assembly Location  
 WL = Wafer Lot  
 YY = Year  
 WW = Work Week  
 G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

**SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

<b>DOCUMENT NUMBER:</b>	98AON31154E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>STATUS:</b>	ON SEMICONDUCTOR STANDARD	
<b>NEW STANDARD:</b>		
<b>DESCRIPTION:</b>	QFN40, 6x6, 0.5P	<b>PAGE 1 OF 2</b>



ISSUE	REVISION	DATE
O	RELEASED FOR PRODUCTION. REQ. BY M. GRIFFIN.	01 JUL 2008

**ON Semiconductor** and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local  
Sales Representative