## NCP3102C

## Wide Input Voltage Synchronous Buck Converter

The NCP3102C is a high efficiency, 10 A DC-DC buck converter designed to operate from a 5 V to 13.2 V supply. The device is capable of producing an output voltage as low as 0.8 V . The NCP3102C can continuously output 10 A through MOSFET switches driven by an internally set 275 kHz oscillator. The 40-pin device provides an optimal level of integration to reduce size and cost of the power supply. The NCP3102C also incorporates an externally compensated transconductance error amplifier and a capacitor programmable soft-start function. Protection features include programmable short circuit protection and under voltage lockout (UVLO). The NCP3102C is available in a 40-pin QFN package.

## Features

- Input Voltage Range from 4.5 V to 13.2 V
- 275 kHz internal oscillator
- Greater than $90 \%$ max efficiency
- Boost pin operates to 30 V
- Voltage mode PWM control
- $0.8 \mathrm{~V}+1 \%$ Internal reference voltage
- Adjustable output voltage
- Capacitor programmable soft-start
- $85 \%$ Max duty cycle
- Input under voltage lockout
- Resistor programmable current limit
- This is a Pb-Free device


## Applications

- Servers / Networking
- DSP \& FPGA power supply
- DC-DC regulator modules


Figure 2. Typical Application Diagram

ON Semiconductor
http://onsemi.com


A = Assembly Location
WL= Wafer Lot
$Y Y=$ Year
WW = Work Week
$\mathrm{G}=\mathrm{Pb}-$ Free Device

PIN CONNECTIONS


ORDERING INFORMATIOIN
See detailed ordering and shipping information in the package dimensions section on page 16 of this data sheet.



Figure 3. Detailed Block Diagram
PIN FUNCTION DESCRIPTION

| Pin No. | Symbol | Description |
| :--- | :---: | :--- |
| $1-4,36-40$ | PWRPHS | Power phase node (PWRPHS). Drain of the low side power MOSFET. |
| $5-12$ | PWRGND | Power ground. High current return for the low-side power MOSFET. <br> Connect PGND with large copper areas to the input and output supply <br> returns, and negative terminals of the input and output capacitors. |
| 13 | VCC | Supply rail for the internal circuitry. Operating supply range is 4.5 V to <br> 13.2 V. Decouple with a 1 $\mu$ F capacitor to GND. Ensure that this <br> decoupling capacitor is placed near the IC. |
| $14,15,19,20,23$ | AGND | IC ground reference. All control circuits are referenced to this pin. |
| 16 | FB | The inverting input pin to the error amplifier. Use this pin in conjunction <br> with the COMP pin to compensate the voltage-control feedback loop. <br> Connect this pin to the output resistor divider (if used) or directly to Vout. |
| 17 | COMP/DIS | Compensation or disable pin. The output of the error amplifier (EA) and <br> the non-inverting input of the PWM comparator. Use this pin in <br> conjunction with the FB pin to compensate the voltage-control feedback <br> loop. The compensation capacitor also acts as a soft start capacitor. Pull <br> the pin below 400mV to disable controller. |
| 18 | NGO | Not Connected. These pins can be connected to AGND or not connected <br> Output high side MOSFET driver. |
| 21 | CPHS | The controller phase sensing for short circuit protection. <br> 22 |
| 24 | BST | Supply rail for the floating top gate driver. To form a boost circuit, use an <br> external diode to bring the desired input voltage to this pin (cathode <br> connected to BST pin). <br> Connect a capacitor (C CST) between this pin and the BPHS pin. |
| 25 | BPHS | Drive signal to boost the input voltage for the high side driver. Should be <br> conned to the boost capacitor and the boost diode |
| $26-34$ | PWRVCC | Input supply pin for the high side MOSFET. Connect VCCPWR to the <br> VCC pin. |
| 35 | BG | The current limit set pin. The current limit can be set be placing a 5 k $\Omega$ - <br> $30 k \Omega$ resistor to AGND which sets a 5 A and 30 A current limit <br> accordingly |

## Table 2: MAXIMUM RATINGS

| Rating | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Main Supply Voltage Input | $V_{C C}$ | -0.3 | 15 | V |
| Main Supply Voltage Input | PWRVCC | -0.3 | 30 | V |
| Bootstrap Supply Voltage vs Ground | VBST | -0.3 | 35 | V |
| Bootstrap Supply Voltage vs Ground (spikes < = 50 ns) | VBST spike | -5.0 | 40 | V |
| Bootstrap Pin Voltage vs $\mathrm{V}_{\text {PWRPHS }}$ | VBST-PHS | -0.3 | 15 | V |
| High Side Switch Max DC Current | IPHS | 0 | 12 | A |
| $V_{\text {PWRPHS }}$ Pin Voltage | $V_{\text {PWRPHS }}$ | -0.7 | 30 | V |
| $V_{\text {PWRPHS }}$ Pin Voltage (spikes < 50ns) | $V_{\text {PWRPHSSP }}$ | -5 | 40 | V |
| CPHASE Pin Voltage | $\mathrm{V}_{\text {CPHS }}$ | -0.7 | 30 | V |
| CPHASE Pin Voltage (spikes < 50ns) | $\mathrm{V}_{\text {CPHSTR }}$ | -5 | 40 | V |
| Current limit set and Bottom Gate | $V_{B G}$ | -0.3 | $\begin{gathered} \mathrm{VCC}<\mathrm{VSG} \\ \quad<15 \end{gathered}$ | V |
| Current limit set and Bottom Gate (spikes < 200ns) | $V_{\text {bGSP }}$ | -2.0 | $\begin{gathered} \mathrm{VCC}< \\ \mathrm{VSGSP}<15 \end{gathered}$ | V |
| Top Gate vs Ground | $\mathrm{V}_{\text {TG }}$ | -0.3 | 30 | V |
| Top Gate vs Phase | $\mathrm{V}_{\text {TG }}$ | -0.3 | $\begin{gathered} \hline \mathrm{VCC}<\mathrm{VTG} \\ <15 \end{gathered}$ | V |
| Top Gate vs Phase (spikes < 200ns) | $\mathrm{V}_{\text {TGSP }}$ | -2.0 | $\begin{gathered} \mathrm{VCC}< \\ \mathrm{VTGSP}<15 \end{gathered}$ | V |
| FB Pin Voltage | VFB | -0.3 | $\begin{gathered} \mathrm{VCC}<\mathrm{VFB} \\ <5.5 \end{gathered}$ | V |
| COMP/DISABLE | VCOMP/DIS | -0.3 | $\begin{gathered} \text { VCC }< \\ \text { VCOMP/DIS } \\ <5.5 \\ \hline \end{gathered}$ | V |
| Rating | Symbol |  | Symbol | Unit |
| Thermal Resistance, Junction-to-Ambient (Note3) | $\mathrm{R}_{\text {өJA }}$ |  | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction-to-Case | $\mathrm{R}_{\text {өлс }}$ |  | 55 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ |  | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Operating Temperature | TJ |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature Soldering ( 10 sec ): <br> Reflow (SMD styles only) Pb-Free | RF |  | 260 peak | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The maximum package power dissipation limit must not be exceeded.
2. The value of $\theta J A$ is measured with the device mounted on $1 \mathrm{in}^{2} \mathrm{FR}-4$ board with 1 oz . copper, in a still air environment with $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. The value in any given application depends on the user's specific board design.
3. The value of $\theta J A$ is measured with the device mounted on minimum footprint, in a still air environment with $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. The value in any given application depends on the user's specific board design.
4. 60-180 seconds minimum above $237^{\circ} \mathrm{C}$.

Table 3: ELECTRICAL CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{BST}-\mathrm{V}_{\mathrm{SW}}=12 \mathrm{~V}, \mathrm{BST}=12 \mathrm{~V}, \mathrm{~V}_{\text {SW }}=24 \mathrm{~V}\right.$, for $\mathrm{min} / \mathrm{max}$ values unless otherwise noted).

| Characteristic | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range | V IN - GND | 4.5 |  | 13.2 | V |
| Boost Voltage Range | VBST - GND | 4.5 |  | 26.5 | V |

## Supply Current

| Quiescent Supply Current | $\mathrm{VFB}=0.85 \mathrm{~V}$, No Switching, $\mathrm{V}_{\mathrm{IN}}=13.2 \mathrm{~V}$ | 3 | - | 5 | mA |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Quiescent Supply Current | $\mathrm{VFB}=0.85 \mathrm{~V}$, No Switching, $\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$ |  | 3.2 |  | mA |
| $\mathrm{~V}_{\mathrm{CC}}$ Supply Current | $\mathrm{VFB}=0.75 \mathrm{~V}$, Switching, $\mathrm{V}_{\mathrm{IN}}=13.2 \mathrm{~V}$ |  | 26 | 32 | mA |
| $\mathrm{~V}_{\mathrm{CC}}$ Supply Current | $\mathrm{VFB}=0.75 \mathrm{~V}$, Switching, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ |  | 11.1 | 13.1 | mA |
| Boost Quiescent Current | $\mathrm{VFB}=0.85 \mathrm{~V}$, No Switching, $\mathrm{V}_{\mathrm{IN}}=13.2 \mathrm{~V}$ | 0.1 | - | 1.0 | mA |
| Shutdown Supply Current | $\mathrm{VFB}=0 \mathrm{~V}$, No Switching, $\mathrm{V}_{\mathrm{IN}}=13.2 \mathrm{~V}$ | - | 4.0 | - | mA |


| Under Voltage Lockout |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN UVLO Threshold | VIN Rising Edge | 3.5 | - | 4.1 | V |  |  |  |  |
| VIN UVLO Hysteresis | - | - | 340 | - | mV |  |  |  |  |

Switching Regulator

| VFB Feedback Voltage, | $0^{\circ} \mathrm{C}<\mathrm{TJ}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V}<\mathrm{VCC}<13.2 \mathrm{~V}$ | 0.792 | 0.800 | 0.808 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Control Loop in Regulation | $-40^{\circ} \mathrm{C}<\mathrm{TJ}<125^{\circ} \mathrm{C}, 4.5<\mathrm{VCC}<13.2 \mathrm{~V}$ | 0.784 | 0.800 | 0.816 |  |
| Oscillator Frequency | $0^{\circ} \mathrm{C}<\mathrm{TJ}<70^{\circ} \mathrm{C}, 4.5 \mathrm{~V}<\mathrm{VCC}<13.2 \mathrm{~V}$ | 250 | 275 | 300 | kHz |
| Ramp-Amplitude Voltage | $-40^{\circ} \mathrm{C}<\mathrm{TJ}<125^{\circ} \mathrm{C}, 4.5<\mathrm{VCC}<13.2 \mathrm{~V}$ | 223 | 275 | 337 | kHz |
| Minimum Duty Cycle |  | 1 | 1.1 | 1.2 | V |
| Maximum Duty Cycle |  | - | 8.8 | - | $\%$ |
| TG Falling to BG Rising Delay |  | $\mathrm{VCC}=12 \mathrm{~V}, \mathrm{TG}<2.0 \mathrm{~V}, \mathrm{BG}>2.0 \mathrm{~V}$ |  | 85 | 88 |
| BG Falling to TG Rising Delay | $\mathrm{VCC}=12 \mathrm{~V}, \mathrm{BG}<2.0 \mathrm{~V}, \mathrm{TG}>2.0 \mathrm{~V}$ |  | 41 | 55 | 49 |

## PWM Compensation

| Transconductance |  | 3.2 | - | 3.6 | mmho |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Open Loop DC Gain | $\mathrm{CO}=1 \mathrm{nF}($ Note 5) | 55 | 70 | - | DB |
| Output Source Current | $\mathrm{VFB}<0.8 \mathrm{~V}$ | 88 | 139 | 193 | 4 |
| Output Sink Current | $\mathrm{VFB}>0.8 \mathrm{~V}$ | 80 | 130 | 175 | $\mu \mathrm{~A}$ |
| Input Bias Current |  | - | 0.160 | 1.0 | $\mu \mathrm{~A}$ |
| Enable |  |  |  |  |  |
| Enable Threshold (Falling) |  | 0.37 | 0.4 | .43 | V |

## Soft-Start

| Delay to Soft-Start |  | 5 | - | 14 | ms |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SS Source Current | $\mathrm{V}_{\mathrm{FB}}<0.8 \mathrm{~V}$ | 6 | 10.5 | 15 | $\mu \mathrm{~A}$ |
| Switch Over Threshold | $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ | - | 100 | - | $\%$ of Vref |

## Over-Current Protection

OCSET Current Source

| OC Threshold |
| :--- |
| OC Switch-Over Threshold |

Fixed OC Threshold

| Sourced from ISET pin, before SS | - | 10 | - | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{RBG}=5 \mathrm{k} \Omega$ |  | 50 |  | mV |
| $($ Note 5$)$ | - | 700 | - | mV |
|  | - | 96 | - | mV |

## PWM Output Stage

| High-Side Switch On-Resistance | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \mathrm{I} \mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}$ | 8 | $\mathrm{~m} \Omega$ |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Low-Side Switch On-Resistance | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V} \mathrm{I}_{\mathrm{D}}=1 \mathrm{~A}$ |  | 8 |  | $\mathrm{~m} \Omega$ |

Note:
5. Guaranteed by design

## NCP3102C

## PACKAGE DIMENSIONS

QFN40 6x6, 0.5P
CASE 485AK-01
ISSUE A


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
CONTROLLING DIMENSIONS: MILLIMETERS DIMENSION b APPLIES TO PLATED
TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.30 mm FROM TERMINAL

COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.




