## NCP5395G

## 2/3/4-Phase Controller with On Board Gate Drivers for CPU Applications

The NCP5395G provides up to a four-phase buck solution which combines differential voltage sensing, differential phase current sensing, and adaptive voltage positioning to provide accurately regulated power for both Intel and AMD processors. It also receives power saving command (PSI) from CPU, and operates in a single phase emulation diode mode to obtain a high efficiency at light load. Dual-edge pulse-width modulation (PWM) combined with precise inductor current sensing provides the fastest initial response to dynamic load events both in power saving and normal modes. Dual-edge multiphase modulation reduces the total bulk and ceramic output capacitance required therefore reducing the system cost to meet transient regulation specifications.

The on board gate drivers includes adaptive non overlap and power saving operation. A high performance operational error amplifier is provided to simplify compensation of the system. Patented Dynamic Reference Injection further simplifies loop compensation by eliminating the need to compromise between closed-loop transient response and Dynamic $V_{\text {ID }}$ performance.

## Features

- Meets Intel's VR11.1 and AMD's 6 Bit Code Specifications
- Enhanced Power Saving Function
- Internal Soft Start
- Dual-edge PWM for Fastest Initial Response to Transient Loading
- High Performance Operational Error Amplifier
- Dynamic Reference Injection (Patent \#US07057381)
- DAC Range from 0.5 V to 1.6 V
- DAC Feed Forward Function (Patient Pending)
- $\pm 0.5 \%$ DAC Voltage Accuracy from 1.0 V to 1.6 V
- True Differential Remote Voltage Sensing Amplifier
- Phase-to-Phase Current Balancing
- "Lossless" Differential Inductor Current Sensing
- Accurate Current Monitoring (IMON)
- Differential Current Sense Amplifiers for Each Phase
- Adaptive Voltage Positioning (AVP)
- Oscillator Frequency Range of $125 \mathrm{kHz}-1 \mathrm{MHz}$
- Latched Over Voltage Protection (OVP)
- Guaranteed Startup into Pre-Charged Loads
- Threshold Sensitive Enable Pin for VTT Sensing
- Power Good Output with Internal Delays
- Output Disable Control Turn Off of Both Phase Pair MOSFETs
- Thermally Compensated Current Monitoring
- Adaptive-Non-Overlap Gate Drive Circuit
- Thermal Shutdown Protection - This is a Pb-Free Device


ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCP5395GMNR2G | QFN48 <br> (Pb-Free) | 2500/Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## Applications

- Graphic Cards, Desktop Processors


Figure 1. NCP5395G Functional Block Diagram


Figure 2. Typical 2 Phase Application


Figure 3. Typical 3 Phase Application


Figure 4. Typical 4 Phase Application

Table 1. Pin Descriptions

| Pin No. | Symbol | Description |
| :---: | :---: | :---: |
| 1 | BG3 | Low side gate drive \#3 |
| 2 | PSI | Power Saving Control. Low = single phase operation; High = normal operation |
| 3 | VID0 | Voltage ID DAC input |
| 4 | VID1 | Voltage ID DAC input |
| 5 | VID2 | Voltage ID DAC input |
| 6 | VID3 | Voltage ID DAC input |
| 7 | VID4 | Voltage ID DAC input |
| 8 | VID5 | Voltage ID DAC input |
| 9 | VID6 | Voltage ID DAC input |
| 10 | VID7/AMD | Voltage ID DAC input. Pull to $\mathrm{V}_{\mathrm{CC}}(5 \mathrm{~V}$ ) to enable AMD 6-bit DAC code. |
| 11 | ROSC | A resistance from this pin to ground programs the oscillator frequency and provides a 2 V reference for programming the ILIM voltage. |
| 12 | ILIM | Over current shutdown threshold setting. ILIM = VDRP - 1.3 V. Resistor divide ROSC to set threshold |
| 13 | IMON | 0 to 1.1 V analog signal proportional to the output load current. VSN referenced Clamped to 1.1 Vmax |
| 14 | VSP | Non-inverting input to the internal differential remote sense amplifier |
| 15 | VSN | Inverting input to the internal differential remote sense amplifier |
| 16 | DIFFOUT | Output of the differential remote sense amplifier |
| 17 | COMP | Output of the compensation amplifier |
| 18 | VFB | Compensation amplifier voltage feedback |
| 19 | VDRP | Voltage output signal proportional to current used for current limit and output voltage droop |
| 20 | VDFB | Droop Amplifier Voltage Feedback |
| 21 | CSSUM | Inverted Sum of the Differential Current Sense inputs |
| 22 | DAC | DAC output used to provide feed forward for dynamic VID |
| 23 | 12VMON | Monitor a 12 V input through a resistor divider |
| 24 | VCC | Power for the internal control circuits with UVLO monitor |
| 25 | CS4P | Non-inverting input to current sense amplifier \#4 |
| 26 | CS4N | Inverting input to current sense amplifier \#4 |
| 27 | CS3P | Non-inverting input to current sense amplifier \#3 |
| 28 | CS3N | Inverting input to current sense amplifier \#3 |
| 29 | CS2P | Non-inverting input to current sense amplifier \#2 |
| 30 | CS2N | Inverting input to current sense amplifier \#2 |
| 31 | CS1P | Non-inverting input to current sense amplifier \#1 |
| 32 | CS1N | Inverting input to current sense amplifier \#1 |
| 33 | EN | Threshold sensitive input. High = startup, Low =shutdown. |
| 34 | VR_RDY | Open collector output. High indicates that the output is regulating |
| 35 | G4 | PWM output pulse to gate driver. |
| 36 | BG1 | Low side gate drive \#1 |
| 37 | BST1 | Upper MOSFET floating bootstrap supply for driver\#1 |
| 38 | TG1 | High side gate drive \#1 |
| 39 | SWN1 | Switch Node \#1 |
| 40 | VCCP | Power $\mathrm{V}_{\mathrm{CC}}$ for gate drivers with UVLO monitor |
| 41 | BG2 | Low side gate drive \#2 |
| 42 | SWN2 | Switch Node \#2 |
| 43 | TG2 | High side gate drive \#2 |
| 44 | BST2 | Upper MOSFET floating bootstrap supply for driver\#2 |
| 45 | DRVON | Bidirectional Gate Drive Enable |
| 46 | SWN3 | Switch Node \#3 |
| 47 | TG3 | High side gate drive \#3 |
| 48 | BST3 | Upper MOSFET floating bootstrap supply for driver\#3 |
| FLAG | GND | Power supply return (QFN Flag) |

## ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| ELECTRICAL INFORMATION |  |  |  |
| Controller Power Supply Voltages to GND | $\mathrm{V}_{\mathrm{CC}}$ | -0.3, 7 | V |
| Driver Power Supply Voltages to GND | $\mathrm{V}_{\mathrm{CCP}}$ | -0.3, 15 | V |
| High-Side Gate Driver Supplies: BSTx to SWNx | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {SWN }}$ | 35 V wrt/GND $40 \mathrm{~V} \leq 50 \mathrm{~ns}$ wrt/GND -0.3, $15 \mathrm{wrt} / \mathrm{SWN}$ | V |
| High-Side FET Gate Driver Voltages: TGx to SWNx | $\mathrm{V}_{T G}-\mathrm{V}_{\text {SWN }}$ | $\begin{gathered} \mathrm{BOOT}+0.3 \mathrm{~V} \\ 35 \mathrm{~V} \leq 50 \mathrm{~ns} \mathrm{wrt} / \mathrm{GND} \\ -0.3,15 \mathrm{wrt} / \mathrm{SWN} \\ -5 \mathrm{~V}(200 \mathrm{~ns}) \end{gathered}$ | V |
| Switch Node: SWNx | Vswn | $\begin{gathered} 35 \\ 40 \mathrm{~V} \leq 50 \mathrm{~ns} \text { wrt/GND } \\ -5 \mathrm{VDC} \\ -10 \mathrm{~V}(200 \mathrm{~ns}) \end{gathered}$ | V |
| Low-Side Gate Drive: BGx | $\mathrm{V}_{\mathrm{BG}}$ - AGND | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V} \\ & -5 \mathrm{~V}(200 \mathrm{~ns}) \end{aligned}$ | V |
| Logic Inputs | $\mathrm{V}_{\text {LOGIC }}$ | -0.3, 6 | V |
| GND | $\mathrm{V}_{\mathrm{GND}}$ | 0 | V |
| V- |  | GND $\pm 300$ | mV |
| Imon Out | $\mathrm{V}_{\text {IMON }}$ | 1.1 | V |
| All Other Pins |  | -0.3, 5.5 | V |

THERMAL INFORMATION

| Thermal Characteristic <br> QFN Package (Note 1) | $\mathrm{R}_{\theta \mathrm{JA}}$ | 30.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | :---: | :---: | :---: |
| Operating Junction Temperature Range (Note 2) | $\mathrm{T}_{J}$ | 0 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\mathrm{AMB}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $\mathrm{T}_{\mathrm{STG}}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Moisture Sensitivity Level <br> QFN Package | MSL | 1 |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
*All signals referenced to GND unless noted otherwise.
*The maximum package power dissipation must be observed.

1. JESD 51-5 (1S2P Direct-Attach Method) with 0 LFM
2. Operation at $-40^{\circ} \mathrm{C}$ to $0^{\circ} \mathrm{C}$ guaranteed by design, not production tested.

## ELECTRICAL CHARACTERISTICS

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; 4.75<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; All DAC Codes; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$ unless otherwise noted.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ERROR AMPLIFIER |  |  |  |  |  |
| Open Loop DC Gain | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=60 \mathrm{pF} \text { to } \mathrm{GND}, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{GND} \end{aligned}$ | - | 100 | - | dB |
| Open Loop Unity Gain Bandwidth | $\mathrm{C}_{\mathrm{L}}=60 \mathrm{pF}$ to GND , $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{GND}$ | - | 18 | - | MHz |
| Open Loop Phase Margin | $\begin{aligned} & C_{\mathrm{L}}=60 \mathrm{pF} \text { to } \mathrm{GND}, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{GND} \end{aligned}$ | - | 70 | - | - |
| Slew Rate | $\begin{aligned} & \Delta \mathrm{V}_{\text {in }}=100 \mathrm{mV}, \mathrm{G}=-10 \mathrm{~V} / \mathrm{V}, \\ & \Delta \mathrm{~V}_{\text {out }}=1.5 \mathrm{~V}-2.5 \mathrm{~V}, \\ & \mathrm{C}_{\mathrm{L}}=60 \mathrm{pF} \text { to GND, } \\ & \mathrm{DC} \text { Load }= \pm 125 \mu \mathrm{~A} \text { to GND } \end{aligned}$ | - | 10 | - | V/us |
| Maximum Output Voltage | 10 mV of Overdrive, $I_{\text {SOURCE }}=2.0 \mathrm{~mA}$ | 3.0 | - | - | V |
| Minimum Output Voltage | 10 mV of Overdrive, $I_{\text {SINK }}=500 \mu \mathrm{~A}$ | - | - | 75 | mV |
| Output Source Current | 10 mV of Overdrive, $\mathrm{V}_{\text {out }}=3.5 \mathrm{~V}$ | 1.5 | 2.0 | - | mA |
| Output Sink Current | 10 mV of Overdrive, $V_{\text {out }}=0.1 \mathrm{~V}$ | 0.65 | 1.0 | - | mA |

DIFFERENTIAL SUMMING AMPLIFIER

| V+ Input Pull down Resistance | $\begin{aligned} & \text { DRVON = low } \\ & \text { DRVON = high } \end{aligned}$ | - | $\begin{aligned} & 0.6 \\ & 6.0 \end{aligned}$ | - | k $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V+ Input Bias Voltage | $\begin{aligned} & \text { DRVON = low } \\ & \text { DRVON = high } \end{aligned}$ | $\overline{0.8}$ | $\begin{aligned} & \hline 0.05 \\ & 0.88 \end{aligned}$ | $\begin{gathered} \hline 0.1 \\ 0.95 \end{gathered}$ | V |
| Input Voltage Range (Note 3) |  | -0.3 | - | 3.0 | V |
| -3 dB Bandwidth | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=80 \mathrm{pF} \text { to GND, } \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to GND } \end{aligned}$ | - | 15 | - | MHz |
| Closed Loop DC gain VS to Diffout | VS+ to VS- = 0.5 V to 1.6 V | 0.98 | 1.0 | 1.02 | V/V |
| Maximum Output Voltage | 10 mV of Overdrive, $I_{\text {SOURCE }}=2 \mathrm{~mA}$ | 3.0 | - | - | V |
| Minimum Output Voltage | 10 mV of Overdrive, $\mathrm{I}_{\mathrm{SINK}}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
| Output Source Current | 10 mV of Overdrive, $V_{\text {out }}=3 \mathrm{~V}$ | 1.5 | 2.0 | - | mA |
| Output Sink Current | 10 mV of Overdrive, $V_{\text {out }}=0.2 \mathrm{~V}$ | 1.0 | 1.5 | - | mA |

## INTERNAL OFFSET VOLTAGE

| Offset Voltage to the (+) Pin of the Error Amp \& the <br> VDRP Pin |  | -2 | 0 | +2 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- |

3. Design guaranteed.

## NCP5395G

## ELECTRICAL CHARACTERISTICS

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; 4.75<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; All DAC Codes; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$ unless otherwise noted.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDROOP AMPLIFIER |  |  |  |  |  |
| Inverting Voltage Range |  | 0 | 1.3 | 3.0 | V |
| Open Loop DC Gain | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} \text { to GND including ESD } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text { to GND } \end{aligned}$ | - | 100 | - | dB |
| Open Loop Unity Gain Bandwidth | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} \text { to GND including ESD } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text { to GND } \end{aligned}$ | - | 18 | - | MHz |
| Open Loop Phase Margin | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} \text { to GND including ESD } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text { to GND } \end{aligned}$ | - | 70 | - | - |
| Slew Rate | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} \text { to GND including ESD } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \text { to GND } \end{aligned}$ | - | 10 | - | V/us |
| Maximum Output Voltage | 10 mV of Overdrive, $I_{\text {SOURCE }}=4.0 \mathrm{~mA}$ | 3.0 | - | - | V |
| Minimum Output Voltage | 10 mV of Overdrive, $\mathrm{I}_{\text {SINK }}=1.0 \mathrm{~mA}$ | - | - | 1.0 | V |
| Output Source Current | 10 mV of Overdrive, $V_{\text {out }}=3.0 \mathrm{~V}$ | 4.0 | - | - | mA |
| Output Sink Current | 10 mV of Overdrive, $\mathrm{V}_{\text {out }}=1.0 \mathrm{~V}$ | 1.0 | - | - | mA |

CSSUM AMPLIFIER

| Current Sense Input to V ${ }_{\text {DRP }}-3 \mathrm{~dB}$ Bandwidth | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ to GND , $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to GND | - | 12 | - | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current Summing Amp Output Offset Voltage | CSx - CSNx $=0, \mathrm{CSx}=1.1 \mathrm{~V}$ | -13 | - | 8.0 | mV |
| Maximum CSSUM Output Voltage | $\begin{aligned} & \hline \mathrm{CSX}-\mathrm{CSxN}=-0.2 \mathrm{~V} \\ & \text { (all phases) } \mathrm{I}_{\text {SOURCE }}=1 \mathrm{~mA} \end{aligned}$ | 3.0 | - | - | V |
| Minimum CSSUM Output Voltage | $\begin{aligned} & \hline \mathrm{CSx}-\mathrm{CSxN}=0.7 \mathrm{~V} \\ & \text { (all phases) } \mathrm{I}_{\mathrm{SINK}}=1 \mathrm{~mA} \end{aligned}$ | - | - | 0.3 | V |
| Output Source Current | $\mathrm{V}_{\text {out }}=3.0 \mathrm{~V}$ | 1.0 | - | - | mA |
| Output Sink Current | $\mathrm{V}_{\text {out }}=0.3 \mathrm{~V}$ | 4.0 | - | - | mA |

PSI

| Enable High Input Leakage Current | External 1k Pull-up to 3.3 V | - | - | 1.0 | $\mu \mathrm{~A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Threshold |  | 450 | 600 | 770 | mV |
| Delay |  | - | 100 | - | ns |

DRVON

| Output High Voltage | Sourcing $500 \mu \mathrm{~A}$ | 3.0 | - | - | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Output Low Voltage | Sinking $500 \mu \mathrm{~A}$ | - | - | 0.7 | V |
| Delay Time | Propagation delays | - | 10 | - | ns |
| Rise Time | $\mathrm{C}_{\mathrm{L}}(\mathrm{PCB})=20 \mathrm{pF}$, <br> $\Delta \mathrm{Vo}=10 \%$ to $90 \%$ | - | 10 | - | ns |
| Fall Time | $\mathrm{C}_{\mathrm{L}}(\mathrm{PCB})=20 \mathrm{pF}$, <br> $\Delta \mathrm{Vo}=10 \%$ to $90 \%$ | - | 10 | - | ns |
| Internal Pull-Down Resistance |  | 35 | 70 | 140 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\text {CC }}$ Voltage when DRVON Output Valid |  | - | - | 2.0 | V |

## CURRENT SENSE AMPLIFIERS

| Input Bias Current | CSx $=$ CSxN $=1.4 \mathrm{~V}$ | -50 | - | 50 | nA |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Common Mode Input Voltage Range |  | -0.3 | - | 2.0 | V |
| Differential Mode Input Voltage Range |  | -120 | - | 120 | mV |
| Current Sharing Offset CS1 to CSx (Note 3) | all VIOS | -2.5 | - | 2.5 | mV |

## NCP5395G

## ELECTRICAL CHARACTERISTICS

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; 4.75<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; All DAC Codes; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$ unless otherwise noted.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT SENSE AMPLIFIERS |  |  |  |  |  |
| Current Sense Input to PWM Gain | $0 \mathrm{~V}<\mathrm{CSx}-\mathrm{CSxN}<0.1 \mathrm{~V}$, | 5.45 | 5.75 | 6.05 | V/V |
| Current Sense Input to CSSUM Gain | 0 V < CSx - CSxN < 0.1 V | -3.834 | -3.7 | -3.574 | V/V |

IMON

| $V_{\text {DRP }}$ to IMON Gain | $1.325 \mathrm{~V}>\mathrm{V}_{\text {DRP }}>1.75 \mathrm{~V}$ | 1.965 | - | 2.02 | V/V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Current Sense Input to V ${ }_{\text {DRP }}-3 \mathrm{~dB}$ Bandwidth | $\begin{aligned} & C_{\mathrm{L}}=30 \mathrm{pF} \text { to GND, } \\ & \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \text { to } \mathrm{GND} \end{aligned}$ | - | 4.0 | - | MHz |
| Output Referred Offset Voltage | $\mathrm{V}_{\text {DRP }}=1.5 \mathrm{~V}, \mathrm{I}_{\text {SOURCE }}=0 \mathrm{~mA}$ | -5.0 | 25 | 50 | mV |
| Minimum Output Voltage | $\mathrm{V}_{\text {DRP }}=1.3 \mathrm{~V}, \mathrm{I}_{\text {SINK }}=25 \mu \mathrm{~A}$ | - | - | 0.1 | V |
| Maximum Output Voltage | $\mathrm{I}_{\text {out }}=300 \mu \mathrm{~A}$ | 1.0 | - | - | V |
| Output Sink Current | $\mathrm{V}_{\text {out }}=0.3 \mathrm{~V}$ | 175 | - | - | $\mu \mathrm{A}$ |
| Maximum Clamp Voltage | $\begin{aligned} & \text { IMON }- \text { VSN } V_{\text {DRP }}=\mathrm{HIGH} \\ & \text { R LOAD }=\text { Open } \end{aligned}$ | 1.1 | - | 1.2 | V |

OSCILLATOR

| Switching Frequency Range |  | 100 | - | 1100 |
| :--- | :--- | :---: | :---: | :---: |
| Switching Frequency Accuracy | $200 \mathrm{kHz}<\mathrm{F}_{\mathrm{SW}}<600 \mathrm{kHz}$ | - | - | 5.0 |
| Switching Frequency Accuracy | $100 \mathrm{kHz}<\mathrm{F}_{\mathrm{SW}}<1 \mathrm{MHz}$ | - | - | 10 |
| Switching Frequency Accuracy (2ph or 4ph) | $\mathrm{R}_{\mathrm{OSC}}=16.2 \mathrm{k}$ | $\%$ |  |  |
| Switching Frequency Accuracy (3ph) | $\mathrm{R}_{\mathrm{OSC}}=16.2 \mathrm{k}$ | 454 | - | 502 |
| ROSC Output Voltage |  | 468 | - | 518 |

MODULATORS (PWM Comparators)

| Minimum Pulse Width | Fsw $=800 \mathrm{kHz}$ | - | 30 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Magnitude of the PWM Ramp |  | - | 1.1 | - | V |
| 0\% Duty Cycle | COMP Voltage when the PWM <br> Outputs Remain LO | 50 | 250 | 400 | mV |
| $100 \%$ Duty Cycle | COMP Voltage when the PWM <br> Outputs Remain HI | 1.1 | 1.35 | 1.6 | V |
| PWM Phase Angle Error | Between Adjacent Phases | -15 | - | 15 | $\circ$ |

VR_RDY (Power Good) OUTPUT

| VR_RDY Output Saturation Voltage | $\mathrm{I}_{\text {PGD }}=10 \mathrm{~mA}$ | - | - | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VR_RDY Rise Time (Note 3) | External pull-up of $1 \mathrm{~K} \Omega$ to 1.25 V , $\mathrm{C}_{\text {TOT }}=45 \mathrm{pF}, \Delta \mathrm{Vo}=10 \%$ to $90 \%$ | - | 100 | 150 | ns |
| VR_RDY Output Voltage at Power-up | VR_RDY pulled up to 5 V via $2 \mathrm{k} \Omega$, $\mathrm{t}_{\mathrm{R}(\mathrm{VCC})} \leq 3 \times \mathrm{t}_{\mathrm{R}(5 \mathrm{~V})}$ $100 \mu \mathrm{~s} \leq \mathrm{t}_{\mathrm{R}(\mathrm{VCC})} \leq 20 \mathrm{~ms}$ | - | - | 1.0 | V |
| VR_RDY High - Output Leakage Current | VR_RDY $=5.5 \mathrm{~V}$ via 1 K | - | - | 0.1 | $\mu \mathrm{A}$ |
| VR_RDY Upper Threshold Voltage (INTEL) | VCore Increasing, DAC $=1.3 \mathrm{~V}$ | - | 300 | 250 | $\begin{gathered} \mathrm{mV} \\ \text { (below } \\ \text { DAC) } \end{gathered}$ |
| VR_RDY Lower Threshold Voltage (INTEL) | VCore Decreasing, DAC $=1.3 \mathrm{~V}$ | 390 | 350 | 300 | $\begin{gathered} \mathrm{mV} \\ \text { (below } \\ \text { DAC) } \end{gathered}$ |
| VR_RDY Upper Threshold Voltage (AMD) | VCore Increasing, DAC $=1.3 \mathrm{~V}$ | - | - | 142 | $\begin{gathered} \hline \mathrm{mV} \\ \text { (below } \\ \text { DAC) } \end{gathered}$ |
| VR_RDY Lower Threshold Voltage (AMD) | VCore Decreasing, DAC $=1.3 \mathrm{~V}$ | 282 | - | 192 | $\begin{gathered} \mathrm{mV} \\ \text { (below } \\ \text { DAC) } \end{gathered}$ |

## NCP5395G

## ELECTRICAL CHARACTERISTICS

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; 4.75<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; All DAC Codes; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$ unless otherwise noted.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VR_RDY (Power Good) OUTPUT |  |  |  |  |  |
| VR_RDY Rising Delay | VCore Increasing | - | 250 | - | $\mu \mathrm{S}$ |
| VR_RDY Falling Delay | VCore Decreasing | - | 5.0 | - | $\mu s$ |

PWM G4 OUTPUT

| Output High Voltage | Sourcing $500 \mu \mathrm{~A}$ | 3.0 | - | - | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Mid Output Voltage |  | 1.4 | 1.5 | 1.6 | V |
| Output Low Voltage | Sinking $500 \mu \mathrm{~A}$ | - | - | 0.7 | V |
| Delay + Rise Time (Note 3) | $\mathrm{C}_{\mathrm{L}}(\mathrm{PCB})=50 \mathrm{pF}$, <br> $\Delta \mathrm{Vo}=\mathrm{V}_{\mathrm{CC}}$ to GND | - | 10 | - | ns |
| Delay + Fall Time (Note 3) | $\mathrm{C}_{\mathrm{L}}(\mathrm{PCB})=50 \mathrm{pF}$, <br> $\Delta \mathrm{Vo}=\mathrm{GND}$ to VCC | - | 10 | - | ns |
| Tri-State Output Leakage (Note 3) | Gx $=2.5 \mathrm{~V}, \mathrm{x}=1-4$ | - | - | 1.5 | $\mu \mathrm{~A}$ |
| Output Impedance - <br> HI or LO State | Max Resistance to $\mathrm{V}_{\mathrm{CC}}(\mathrm{HI})$ or <br> $\mathrm{GND}(\mathrm{LO})$ | - | 75 | 150 | $\Omega$ |
| Minimum $\mathrm{V}_{\text {CC }}$ for Valid PWM Output Level |  | - | - | 2.0 | V |

PWM 4 2/3/4 Phase Detection

| 2 Phase Mode | Note Gate 4 tied to $\mathrm{V}_{\mathrm{CC}}$ | 3.2 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 4 Phase Mode | Note Gate Driver will pull to 1.5 V | 1.2 | - | 2.8 | V |
| 3 Phase Mode | Note Gate 4 tied to GND | 0 | - | 0.8 | V |

DIGITAL SOFT-START

| Soft-Start Ramp Time | DAC = 0 to DAC = 1.1 V | 1.0 | - | 1.3 | ms |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VR11 $\mathrm{V}_{\text {boot }}$ time | Not used in Legacy Startup | 400 | 500 | 600 | $\mu \mathrm{~s}$ |

VID7/VR11/AMD/LEGACY INPUT

| VID Threshold |  | 450 | 600 | 770 | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VR11 Input Bias Current |  | -100 | - | 100 | nA |
| Delay Before Latching VID Change (VID Deskewing) <br> (Note 3) | Measured from the Edge of the 1st <br> VID Change | 200 | - | 300 | ns |
| AMD Upper Threshold | Note: When above this threshold <br> the controller will ramp directly to <br> VID without stopping at Vboot | - | - | 4.8 | V |
| AMD Lower Threshold |  | 3.33 | - | - | V |

## NCP5395G

## ELECTRICAL CHARACTERISTICS

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; 4.75<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; All DAC Codes; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$ unless otherwise noted.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE INPUT |  |  |  |  |  |
| Enable High Input Leakage Current | Pull-up to 1.3 V | - | - | 200 | nA |
| VR11.1 Threshold |  | 450 | 600 | 770 | mV |
| AMD Upper Threshold |  | - | 1.3 | 1.5 | V |
| AMD Lower Threshold |  | 0.9 | 1.1 | - | V |
| AMD Total Hysteresis | Rising- Falling Threshold | - | 200 | - | mV |
| Enable Delay Time | Measure time from Enable transitioning HI to when SS begins | - | 3.5 | - | ms |

## CURRENT LIMIT

| ILIM to VDRP Gain |  | 0.97 | 1.00 | 1.03 | V/V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| ILIM to VRDP Gain in PSI 4 Phase |  | - | 0.25 | - | V/V |
| ILIM to VDRP Gain in PSI 3 Phase |  | - | 0.333 | - | V/V |
| ILIM to VDRP Gain in PSI 2 Phase |  | - | 0.5 | - | $\mathrm{V} / \mathrm{V}$ |
| ILIM Pin Input Bias Current |  | - | 0.1 | 1.0 | $\mu \mathrm{~A}$ |
| ILIM Pin Working Voltage Range |  | 0.1 | - | 2.0 | V |
| ILIM accuracy | Measured with respect to the ILIM <br> setting | -25 | - | 25 | mV |
| Delay |  | - | - | 120 | ns |

OVERVOLTAGE PROTECTION

| VR11 Over Voltage Threshold |  | DAC+ <br> 400 | DAC+ <br> 460 | DAC+ <br> 550 | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| AMD Over Voltage Threshold |  | DAC+ + <br> 400 | DAC+ <br> 460 | DAC+ <br> 550 | mV |
| Delay |  | - | - | 100 | ns |

UNDERVOLTAGE PROTECTION

| $V_{\text {CC }}$ UVLO Start Threshold |  | 4.0 | 4.25 | 4.5 | V |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {CC }}$ UVLO Stop Threshold |  | 3.8 | 4.05 | 4.3 | V |
| $\mathrm{~V}_{\text {CC }}$ UVLO Hysteresis |  | 150 | 200 | - | mV |

12VMON UVLO

| 12VMON (High Threshold) | $\mathrm{V}_{\mathrm{CC}}$ Valid | - | 0.6 | 0.8 | v |
| :--- | :--- | :---: | :---: | :---: | :---: |
| 12VMON (Low Threshold) | $\mathrm{V}_{\mathrm{CC}}$ Valid | 0.4 | 0.5 | - | v |

DAC OUTPUT

| Output Source Current | $\mathrm{V}_{\text {out }}=1.6 \mathrm{~V}$ | 0 | - | 5.0 | mA |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Output Sink Current | $\mathrm{V}_{\text {out }}=0.3 \mathrm{~V}$ | 5.0 | - | 16 | mA |

VID INPUTS

| Threshold |  | 450 | 600 | 770 | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VR11 Mode Leakage |  | -100 | - | 100 | nA |
| AMD Mode Input Bias Current |  | 10 | - | 25 | $\mu \mathrm{~A}$ |
| Delay before Latching VID Change <br> (VID Deskewing) (Note 3) | Measured from the edge of the $1^{\text {st }}$ <br> VID change | 200 | - | 300 | ns |

ELECTRICAL CHARACTERISTICS
$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; 4.75<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; All DAC Codes; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$ unless otherwise noted.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL DAC SLEW RATE LIMITER |  |  |  |  |  |
| Slew Rate Limit (Intel Mode) |  | 12.5 | - | 15 | $\mathrm{mV} / \mathrm{us}$ |
| Slew Rate Limit (AMD Mode) |  | 3.125 | - | 3.75 | $\mathrm{mV} / \mathrm{us}$ |
| Soft-Start Slew Rate |  | - | 0.84 | - | $\mathrm{mV} / \mathrm{us}$ |

INPUT SUPPLY CURRENT

| $V_{\text {CC }}$ Operating Current | EN Low, No PWM | 20 | - | 42 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |

$V_{\text {CCP }}$ SUPPLY VOLTAGE

| $\mathrm{V}_{\text {CCP }}$ UVLO Start Threshold |  | 8.2 | 9.0 | 9.5 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {CCP }}$ UVLO Stop Threshold |  | 7.2 | 8.0 | 8.5 | V |
| $\mathrm{~V}_{\text {CCP }}$ UVLO Hysteresis |  | 1.0 | - | - | V |
| $\mathrm{V}_{\text {CCP }}$ POR | Voltage at which the Driver OVP <br> becomes active | 3.0 | 3.17 | - |  |

## BOOST PIN UVLO

| BOOST $V_{\text {CC }}$ UVLO Start Threshold |  | 3.45 |  | 4.15 | $V^{\prime}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| BOOST $V_{C C}$ UVLO Stop Threshold |  | 3.3 |  | 3.85 | $V^{\prime}$ |
| BOOST $V_{C C}$ UVLO Hysteresis |  | 50 | 200 | - | mV | BOOST SUPPLY CURRENT


| $I_{\text {VCCP_NORM }}$ Standby Current | $\mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCP}}=12 \mathrm{~V}$ | - | - | 2.5 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\text {BST1_SD }}$ Standby Current | $\mathrm{IN}=\mathrm{V}_{\mathrm{CCP},}, \mathrm{V}_{\mathrm{CCP}}=12 \mathrm{~V}$ | - | 0.25 | 2.5 | mA |
| $\mathrm{I}_{\text {BST2_SD }}$ Standby Current | $\mathrm{IN}=\mathrm{GND}, \mathrm{V}_{\mathrm{CCP}}=12 \mathrm{~V}$ | - | 0.25 | 2.5 | mA |
| $\mathrm{I}_{\text {BST3_SD }}$ Standby Current | $\mathrm{IN}=\mathrm{GND}, \mathrm{V}_{\mathrm{CCP}}=12 \mathrm{~V}$ | - | 0.25 | 2.5 | mA |

STARTUP HIGH SIDE SHORT TRIP (Active only during $1^{\text {st }}$ power on)

| $\mathrm{V}_{\mathrm{swx}}$ Output Overvoltage Trip Threshold at Startup | Power Startup time, $\mathrm{V}_{\mathrm{CC}}>9 \mathrm{~V}$ | 1.7 | - | 2.03 | V |
| :--- | :--- | :--- | :--- | :--- | :---: |

## NCP5395G

## ELECTRICAL CHARACTERISTICS

$0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<70^{\circ} \mathrm{C} ; 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<125^{\circ} \mathrm{C} ; 4.75<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; All DAC Codes; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$ unless otherwise noted.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HIGH SIDE DRIVER |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{H}_{-} \text {TG }}$ Output Resistance, Sourcing | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {SW }}=12 \mathrm{~V}$ | - | 1.8 | 5.0 | $\Omega$ |
| R ${ }_{\text {H_TG }}$ Output Resistance, Sinking | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {SW }}=12 \mathrm{~V}$ | - | 1.0 | 2.5 |  |
| Tr ${ }_{\text {DRVH }}$ Transition Time | $\mathrm{C}_{\text {LOAD }}=3 \mathrm{nF}, \mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {SW }}=12 \mathrm{~V}$ | - | 25 | - | ns |
| Tf ${ }_{\text {DRVH }}$ Transition Time | $\mathrm{C}_{\text {LOAD }}=3 \mathrm{nF}, \mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {SW }}=12 \mathrm{~V}$ | - | 20 | - | ns |
| $\mathrm{Tpdh}_{\text {DRVH }}$ Propagation Delay (Note 4) | $\text { Driving High, } \mathrm{C}_{\text {LOAD }}=3 \mathrm{nF} \text {, }$ $V_{C C P}=12 \mathrm{~V}$ | - | 15 | - | ns |

LOW SIDE DRIVER

| $\mathrm{R}_{\mathrm{H}}$ BG Output Resistance, Sourcing | SW = GND | - | 1.6 | 5.0 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {L_ }} \mathrm{BG}$ Output Resistance, Sinking | $\mathrm{SW}=\mathrm{V}_{\mathrm{CC}}$ | - | 1.0 | 2.5 | $\Omega$ |
| Tr ${ }_{\text {DRVL }}$ Transition Time | $\mathrm{C}_{\text {LOAD }}=3 \mathrm{nF}$ | - | 20 | - | ns |
| Tf ${ }_{\text {DRVL }}$ Transition Time | $\mathrm{C}_{\text {LOAD }}=3 \mathrm{nF}$ | - | 20 | - | ns |
| $\mathrm{Tpdh}_{\text {DRVL }}$ Propagation Delay (Note 4) | Driving High, CLOAD $=3 \mathrm{nF}$, $\mathrm{V}_{\mathrm{CCP}}=12 \mathrm{~V}$ | - | 15 | - | ns |
| $\mathrm{V}_{\text {NCDT }}$ Negative Current Detector Threshold (Note 3) |  | - | -1.0 | - | mV |

THERMAL SHUTDOWN

| Tsd Thermal Shutdown (Note 3) |  | 150 | 170 | - | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Tsdhys Thermal Shutdown Hysteresis (Note 3) |  | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |

VRM 11 DAC

| System Voltage Accuracy | $1.0 \mathrm{~V}<\mathrm{DAC}<1.6 \mathrm{~V}$ | - | - | $\pm 0.5$ |
| :--- | :--- | :--- | :--- | :--- |
|  | $0.8 \mathrm{~V}<\mathrm{DAC}<1.0 \mathrm{~V}$ | - | - | $\pm 5.0$ |
|  | $0.5 \mathrm{~V}<\mathrm{DAC}<0.8 \mathrm{~V}$ | - | - |  |
| 8.0 | mV |  |  |  |

4. For propagation delays, "tpdh" refers to the specified signal going high "tpdl" refers to it going low. Reference Gate Timing Diagram.


Figure 5. Timing Diagram

Table 2. VRM11 $\mathrm{V}_{\text {ID }}$ CODES

| $\begin{gathered} V_{I D 7} \\ 800 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{I D 6} \\ 400 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {ID5 }} \\ 200 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{\text {ID4 }} \\ 100 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \hline \mathrm{V}_{\mathrm{ID3}} \\ 50 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{\text {VID2 }} \\ 25 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ID} 1} \\ 12.5 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {IDO }} \\ 6.25 \mathrm{mV} \end{gathered}$ | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 00 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 01 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1.60000 | 02 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1.59375 | 03 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1.58750 | 04 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1.58125 | 05 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1.57500 | 06 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1.56875 | 07 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1.56250 | 08 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1.55625 | 09 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1.55000 | OA |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1.54375 | OB |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1.53750 | OC |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1.53125 | OD |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1.52500 | OE |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1.51875 | OF |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1.51250 | 10 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1.50625 | 11 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1.50000 | 12 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1.49375 | 13 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1.48750 | 14 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1.48125 | 15 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1.47500 | 16 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1.46875 | 17 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1.46250 | 18 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1.45625 | 19 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1.45000 | 1A |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1.44375 | 1B |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1.43750 | 1C |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1.43125 | 1D |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1.42500 | 1E |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1.41875 | 1 F |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1.41250 | 20 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1.40625 | 21 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1.40000 | 22 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1.39375 | 23 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1.38750 | 24 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1.38125 | 25 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1.37500 | 26 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1.36875 | 27 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1.36250 | 28 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1.35625 | 29 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1.35000 | 2 A |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1.34375 | 2B |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1.33750 | 2 C |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1.33125 | 2 D |

Table 2. VRM11 $V_{\text {ID }}$ CODES

| $\begin{gathered} V_{I D 7} \\ 800 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{\text {ID6 }} \\ 400 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{I D 5} \\ 200 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{\text {ID4 }} \\ 100 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{I D 3} \\ 50 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{1 D 2} \\ 25 \mathrm{mV} \end{gathered}$ | VID1 <br> 12.5 mV | $\begin{gathered} V_{\text {IDO }} \\ 6.25 \mathrm{mV} \end{gathered}$ | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1.32500 | 2 E |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1.31875 | 2 F |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1.31250 | 30 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1.30625 | 31 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1.30000 | 32 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1.29375 | 33 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1.28750 | 34 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1.28125 | 35 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1.27500 | 36 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1.26875 | 37 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1.26250 | 38 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1.25625 | 39 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1.25000 | 3 A |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1.24375 | 3B |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1.23750 | 3C |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1.23125 | 3D |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1.22500 | 3 E |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1.21875 | 3 F |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1.21250 | 40 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1.20625 | 41 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1.20000 | 42 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1.19375 | 43 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1.18750 | 44 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1.18125 | 45 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1.17500 | 46 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1.16875 | 47 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1.16250 | 48 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1.15625 | 49 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1.15000 | 4A |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1.14375 | 4 B |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1.13750 | 4C |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1.13125 | 4D |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1.12500 | 4E |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1.11875 | 4F |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1.11250 | 50 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1.10625 | 51 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1.10000 | 52 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1.09375 | 53 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1.08750 | 54 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1.08125 | 55 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1.07500 | 56 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1.06875 | 57 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1.06250 | 58 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1.05625 | 59 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1.05000 | 5A |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1.04375 | 5B |

Table 2. VRM11 $V_{\text {ID }}$ CODES

| $\begin{gathered} \mathrm{V}_{\text {ID7 }} \\ 800 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {ID6 }} \\ 400 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{I D 5} \\ 200 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ID4}} \\ 100 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ID3}} \\ 50 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ID2} 2} \\ 25 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ID} 1} \\ 12.5 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {IDO }} \\ 6.25 \mathrm{mV} \end{gathered}$ | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1.03750 | 5C |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1.03125 | 5D |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1.02500 | 5E |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1.01875 | 5 F |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1.01250 | 60 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1.00625 | 61 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1.00000 | 62 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0.99375 | 63 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0.98750 | 64 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0.98125 | 65 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0.97500 | 66 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0.96875 | 67 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0.96250 | 68 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0.95625 | 69 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0.95000 | 6A |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0.94375 | 6B |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0.93750 | 6C |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0.93125 | 6D |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0.92500 | 6 E |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0.91875 | 6 F |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0.91250 | 70 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0.90625 | 71 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0.90000 | 72 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0.89375 | 73 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0.88750 | 74 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0.88125 | 75 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0.87500 | 76 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0.86875 | 77 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0.86250 | 78 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0.85625 | 79 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0.85000 | 7A |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0.84375 | 7B |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0.83750 | 7C |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0.83125 | 7D |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0.82500 | 7E |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0.81875 | 7F |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.81250 | 80 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.80625 | 81 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.80000 | 82 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0.79375 | 83 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.78750 | 84 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0.78125 | 85 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0.77500 | 86 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0.76875 | 87 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0.76250 | 88 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0.75625 | 89 |

Table 2. VRM11 $V_{\text {ID }}$ CODES

| $\begin{gathered} V_{I D 7} \\ 800 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{\text {ID6 }} \\ 400 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{I D 5} \\ 200 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{\text {ID4 }} \\ 100 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{I D 3} \\ 50 \mathrm{mV} \end{gathered}$ | $\begin{gathered} V_{I D 2} \\ 25 \mathrm{mV} \end{gathered}$ | VID1 <br> 12.5 mV | $\begin{gathered} V_{\text {IDO }} \\ 6.25 \mathrm{mV} \end{gathered}$ | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0.75000 | 8A |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0.74375 | 8B |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0.73750 | 8C |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0.73125 | 8D |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0.72500 | 8E |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0.71875 | 8F |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.71250 | 90 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0.70625 | 91 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0.70000 | 92 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0.69375 | 93 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0.68750 | 94 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0.68125 | 95 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0.67500 | 96 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0.66875 | 97 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0.66250 | 98 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0.65625 | 99 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0.65000 | 9 A |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0.64375 | 9 B |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0.63750 | 9C |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0.63125 | 9 D |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0.62500 | 9 E |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0.61875 | 9 F |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0.61250 | A0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0.60625 | A1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0.60000 | A2 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0.59375 | A3 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0.58750 | A4 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0.58125 | A5 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0.57500 | A6 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0.56875 | A7 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0.56250 | A8 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0.55625 | A9 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0.55000 | AA |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0.54375 | AB |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0.53750 | AC |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0.53125 | AD |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0.52500 | AE |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0.51875 | AF |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0.51250 | B0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0.50625 | B1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0.50000 | B2 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | OFF | FE |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | OFF | FF |


| Parameter | Test Condition | MIN | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AMD DAC |  |  |  |  |  |
| System Voltage Accuracy | $1.0 \mathrm{~V}<\mathrm{DAC}<1.55 \mathrm{~V}$ | - | - | $\pm 0.5$ | $\%$ |
|  | $0.6 \mathrm{~V} \leq \mathrm{DAC}<1.0 \mathrm{~V}$ | - | - | $\pm 1.0$ | $\%$ |

5. NOTE: Internal DAC voltage is centered 19 mV below the listed voltage for VR11.1. No DAC offset is implemented for AMD operation. DAC should be equal to the Nominal $\mathrm{V}_{\text {out }}$ shown in the table.

Table 3. AMD PROCESSOR 6-BIT VID CODE

| ( $\mathrm{V}_{\text {ID }}$ ) Codes |  |  |  |  |  | Nominal $V_{\text {out }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VID5 | VID4 | VID3 | VID2 | VID1 | VIDO |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1.550 | V |
| 0 | 0 | 0 | 0 | 0 | 1 | 1.525 | V |
| 0 | 0 | 0 | 0 | 1 | 0 | 1.500 | V |
| 0 | 0 | 0 | 0 | 1 | 1 | 1.475 | V |
| 0 | 0 | 0 | 1 | 0 | 0 | 1.450 | V |
| 0 | 0 | 0 | 1 | 0 | 1 | 1.425 | V |
| 0 | 0 | 0 | 1 | 1 | 0 | 1.400 | V |
| 0 | 0 | 0 | 1 | 1 | 1 | 1.375 | V |
| 0 | 0 | 1 | 0 | 0 | 0 | 1.350 | V |
| 0 | 0 | 1 | 0 | 0 | 1 | 1.325 | V |
| 0 | 0 | 1 | 0 | 1 | 0 | 1.300 | V |
| 0 | 0 | 1 | 0 | 1 | 1 | 1.275 | V |
| 0 | 0 | 1 | 1 | 0 | 0 | 1.250 | V |
| 0 | 0 | 1 | 1 | 0 | 1 | 1.225 | V |
| 0 | 0 | 1 | 1 | 1 | 0 | 1.200 | V |
| 0 | 0 | 1 | 1 | 1 | 1 | 1.175 | V |
| 0 | 1 | 0 | 0 | 0 | 0 | 1.150 | V |
| 0 | 1 | 0 | 0 | 0 | 1 | 1.125 | V |
| 0 | 1 | 0 | 0 | 1 | 0 | 1.100 | V |
| 0 | 1 | 0 | 0 | 1 | 1 | 1.075 | V |
| 0 | 1 | 0 | 1 | 0 | 0 | 1.050 | V |
| 0 | 1 | 0 | 1 | 0 | 1 | 1.025 | V |
| 0 | 1 | 0 | 1 | 1 | 0 | 1.000 | V |
| 0 | 1 | 0 | 1 | 1 | 1 | 0.975 | V |
| 0 | 1 | 1 | 0 | 0 | 0 | 0.950 | V |
| 0 | 1 | 1 | 0 | 0 | 1 | 0.925 | V |
| 0 | 1 | 1 | 0 | 1 | 0 | 0.900 | V |
| 0 | 1 | 1 | 0 | 1 | 1 | 0.875 | V |
| 0 | 1 | 1 | 1 | 0 | 0 | 0.850 | V |
| 0 | 1 | 1 | 1 | 0 | 1 | 0.825 | V |
| 0 | 1 | 1 | 1 | 1 | 0 | 0.800 | V |
| 0 | 1 | 1 | 1 | 1 | 1 | 0.775 | V |
| 1 | 0 | 0 | 0 | 0 | 0 | 0.7625 | V |
| 1 | 0 | 0 | 0 | 0 | 1 | 0.7500 | V |

Table 3. AMD PROCESSOR 6-BIT VID CODE

| $\mathbf{V}_{\mathbf{I D})}$ Codes |  |  |  |  |  | Nominal <br> $\mathbf{V}_{\text {out }}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V}_{\mathbf{I D 5}}$ | $\mathbf{V}_{\mathbf{I D} \mathbf{4}}$ | $\mathbf{V}_{\mathbf{I D} \mathbf{3}}$ | $\mathbf{V}_{\mathbf{I D} \mathbf{2}}$ | $\mathbf{V}_{\mathbf{I D} \mathbf{1}}$ | $\mathbf{V}_{\mathbf{I D O}}$ | 0.7375 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0.7250 |
| 1 | 0 | 0 | 0 | 1 | 1 | V |  |
| 1 | 0 | 0 | 1 | 0 | 0 | 0.7125 | V |
| 1 | 0 | 0 | 1 | 0 | 1 | 0.7000 | V |
| 1 | 0 | 0 | 1 | 1 | 0 | 0.6875 | V |
| 1 | 0 | 0 | 1 | 1 | 1 | 0.6750 | V |
| 1 | 0 | 1 | 0 | 0 | 0 | 0.6625 | V |
| 1 | 0 | 1 | 0 | 0 | 1 | 0.6500 | V |
| 1 | 0 | 1 | 0 | 1 | 0 | 0.6375 | V |
| 1 | 0 | 1 | 0 | 1 | 1 | 0.6250 | V |
| 1 | 0 | 1 | 1 | 0 | 0 | 0.6125 | V |
| 1 | 0 | 1 | 1 | 0 | 1 | 0.6000 | V |
| 1 | 0 | 1 | 1 | 1 | 0 | 0.5875 | V |
| 1 | 0 | 1 | 1 | 1 | 1 | 0.5750 | V |
| 1 | 1 | 0 | 0 | 0 | 0 | 0.5625 | V |
| 1 | 1 | 0 | 0 | 0 | 1 | 0.5500 | V |
| 1 | 1 | 0 | 0 | 1 | 0 | 0.5375 | V |
| 1 | 1 | 0 | 0 | 1 | 1 | 0.5250 | V |
| 1 | 1 | 0 | 1 | 0 | 0 | 0.5125 | V |
| 1 | 1 | 0 | 1 | 0 | 1 | 0.5000 | V |
| 1 | 1 | 0 | 1 | 1 | 0 | 0.4875 | V |
| 1 | 1 | 0 | 1 | 1 | 1 | 0.4750 | V |
| 1 | 1 | 1 | 0 | 0 | 0 | 0.4625 | V |
| 1 | 1 | 1 | 0 | 0 | 1 | 0.4500 | V |
| 1 | 1 | 1 | 0 | 1 | 0 | 0.4375 | V |
| 1 | 1 | 1 | 0 | 1 | 1 | 0.4250 | V |
| 1 | 1 | 1 | 1 | 0 | 0 | 0.4125 | V |
| 1 | 1 | 1 | 1 | 0 | 1 | 0.4000 | V |
| 1 | 1 | 1 | 1 | 1 | 0 | 0.3875 | V |
| 1 | 1 | 1 | 1 | 1 | 1 | 0.3750 | V |

## FUNCTIONAL DESCRIPTIONS

## General

The NCP5395G dual edge modulated multiphase PWM controller is specifically designed with the necessary features for a high current CPU system. The IC consists of the following blocks: Precision Flexible DAC, Differential Remote Voltage Sense Amplifier, High Performance Voltage Error Amplifier, Differential Current Feedback Amplifiers, Precision Oscillator and Saw-tooth Generator, and PWM Comparators with Hysteresis. The controller also supports power saving mode as per Intel VR11.1 by accurately monitoring the current and switching between multi-phase and single phase operations as requested by the microprocessor system. Protection features include: Undervoltage Lockout, Soft-Start, Overcurrent Protection, Overvoltage Protection, and Power Good Monitor.

## Precision Programmable DAC

A precision flexible DAC is provided. The DAC will conform to 2 different specifications: AMD or VR11.1. The VID7/AMD pin is provided to determine which DAC specification will be used and which soft-start mode the part will use for power up. There are two soft-start modes. If VID7/AMD is above it's threshold the device will soft-start and ramp directly to the DAC code present on the VID inputs. The following truth table describes the functionality:

| VID7/AMD Pin | VID7 | Enable Pin <br> Mode | Soft-Start <br> Mode |
| :---: | :---: | :---: | :---: |
| Above AMD <br> Threshold | Not active | AMD <br> Thresholds | Ramp to <br> VID |
| Below AMD <br> Threshold | Active | VR11.1 <br> Thresholds | Ramp to <br> Vboot |

## VID Inputs

VID0-VID7 control the target regulation voltage during normal operation. In AMD mode the VID capture is enabled just before soft-start. In VR11 mode the VID capture is enabled at the end of the $\mathrm{V}_{\text {BOOT }}$ waiting period. If the VID is valid the DAC will track to it. If an invalid VID occurs it will be ignored for $10 \mu$ s before the controller shuts down.

## Remote Sense Amplifier

A high performance differential amplifier is provided to accurately sense the output voltage of the regulator. The non-inverting input should be connected to the regulator's output voltage. The inverting input should be connected to the return line of the regulator. Both connection points are intended to be at a remote point so that the most accurate reading of the output voltage can be obtained. The amplifier is configured in a very unique way. First, the gain of the amplifier is internally set to unity. Second, both the inverting and non-inverting inputs of the amplifier are summing nodes. The inverting input sums the output voltage return voltage with the DAC voltage. The non-inverting input sums the remote output voltage with a 1.3 V reference. The resulting voltage at the output of the remote sense amplifier is:

$$
V_{\text {Diffout }}=V_{\text {out }}+1.3 \mathrm{~V}-V_{\text {dac }}-V_{\text {outreturn }}
$$

This signal then goes through a standard compensation circuit and into the inverting input of the error amplifier. The non-inverting input of the error amplifier is also connected to the 1.3 V reference. The 1.3 V reference then is subtracted out and the error signal at the comp pin of the error amplifier is as normally expected:

$$
\mathrm{V}_{\mathrm{comp}}=\mathrm{V}_{\mathrm{dac}}-\mathrm{V}_{\mathrm{out}}
$$

The non-inverting input of the remote sense amplifier is pulled low through a small current sink during a fault condition to prevent accidental charging of the regulator output.

## 2/3/4 Phase Operation

The part can be configured to $2-$, $3-$, or 4 -phase mode. In 2 - or 3-phase mode, the internal drivers will be used. In 4-phase mode, an external driver must be used to drive phase 4. The NCP5359 driver is suggested to be used with the controller. The input to G4 pin will decide which phase mode the system is in operation. Please refer to the Application Schematics for more information.

## High Performance Voltage Error Amplifier

A high performance voltage error amplifier is provided. The error amplifier's inverting input is VFB and its output is COMP. A standard type 3 compensation circuit is used compensate the system. This involves a 3 pole, 2 zero compensation network. The comp pin is pulled to ground before soft-start for smooth start up.

## Differential Current Sense

Four differential amplifiers are provided to sense the output current of each phase. These current sense amplifiers sense the current through the corresponding phase. A voltage is generated across a current sense element such as an inductor or sense resistor. The sense element should be between $0.3 \mathrm{~m} \Omega$ and $1.5 \mathrm{~m} \Omega$. It is possible to sense both negative and positive going current. The information is used to create the signal CSSUM and provide feedback for current sharing.

## Precision Oscillator

A programmable precision oscillator is provided. This oscillator is programmed by the summed resistance of an oscillator resistor and a current limit resistor. The output voltage of this pin is 2 V used as the reference for the current limit. The oscillator frequency range is $125 \mathrm{KHz} /$ phase to $1000 \mathrm{KHz} /$ phase. The oscillator frequency is proportional to the current drawn out of the OSC pin. Connecting a resistor ( $\mathrm{R}_{\text {osc }}$ ) from OSC pin to the ground will set the target oscillator frequency. The relation between the $\mathrm{R}_{\text {osc }}$ and $\mathrm{F}_{\mathrm{sw}}$ can be described as below:

$$
\mathrm{R}_{\mathrm{osc}}=15530 \times \mathrm{F}_{\mathrm{sw}}{ }^{\wedge}(-1.111)
$$

## PWM Comparators

Four PWM comparators are incorporated within the IC. The non-inverting input of the comparators is connected to the output of the error amplifier. The inverting input is connected to a summed output of the phase current and the oscillator ramp voltage with an offset. The output of the comparator generates the PWM control signals.

During steady state operation, the duty cycle will center on the valley of the saw-tooth waveform. During a transient event, the controller will operate somewhat hysteretic, with the duty cycle climbing along either the down ramp, up ramp, or both.

## Soft-Start

Soft-start is implemented internally. A digital counter steps the DAC up from zero to the target voltage based on the predetermined rate in the spec table. There are 2 possible soft start modes: VR11 and AMD. AMD mode simply ramps $\mathrm{V}_{\text {core }}$ from 0 V directly to the DAC setting. The VR11 mode ramps DAC to 1.1 V , pauses for $500 \mu \mathrm{~s}$, reads the DAC setting, then ramps to the final DAC setting.

## Digital Slew Rate Limiter / Soft-Start Block

The slew rate limiter and the soft-start block are to be implemented with a digital up/down counter controlled by an oscillator that is synchronized to VID line changes. During soft-start the DAC will ramp at the soft-start rate, after soft start is complete the ramp rate will follow either the Intel or the AMD slew rate depending on the mode.

## Under Voltage Lockouts

An under voltage circuit senses the $\mathrm{V}_{\mathrm{CC}}$ input of the controller and the $\mathrm{V}_{\mathrm{CCP}}$ input of the driver. During power up the input voltage to the controller is monitored. The PWM outputs and the soft start circuit are disabled until the input voltage exceeds the threshold voltage of the comparators. Hysteresis is incorporated within the comparators.

The DRVON is held low until $\mathrm{V}_{\mathrm{CCP}}$ reaches the start threshold during startup. If $\mathrm{V}_{\mathrm{CCP}}$ decreases below the stop threshold, the output gate will be forced low unit input voltage $\mathrm{V}_{\mathrm{CCP}}$ rises above the startup threshold.

## Over Current Latch

A programmable over current latch is incorporated within the IC. The oscillator pin provides the reference voltage for this pin. A resistor divider from the OSC pin generates the ILIM voltage. The latch is set when the current information on $\mathrm{V}_{\text {droop }}$ exceeds the programmed voltage plus a 1.3 V offset. DRVON is immediately set low. To recover the part must be reset by the EN pin or by cycling $\mathrm{V}_{\mathrm{CC}}$.

## UVLO Monitor

If the output voltage falls greater than 300 mV below the DAC voltage for more than $5 \mu$ s the UVLO comparator will trip sending the VR_RDY signal low.

## Over Voltage Protection

The output voltage is monitored at the input of the differential amplifier. During normal operation, if the output
voltage exceeds the DAC voltage by 185 mV , or 285 mV if in AMD mode, the VR_RDY flag will transition low the high side gate drivers set to low, and the low side gate drivers are all brought to high until the voltage falls below the OVP threshold. The OVP will not shut down the controller if it occurs during soft-start. This is to allow the controller to pull the output down to the DAC voltage and start up into a pre-charged output.

## $\mathbf{V}_{\text {CCP }}$ Power ON Reset OVP

The $\mathrm{V}_{\mathrm{CCP}}$ power on reset OVP feature is used to protect the CPU during start up. When $\mathrm{V}_{\mathrm{CCP}}$ is higher than 3.2 V , the gate driver will monitor the switching node SW pin. If SWNx pin higher than 1.9 V , the bottom gate will be forced to high for discharge of the output capacitor. This works best if the 5 volt standby is diode OR'ed into $\mathrm{V}_{\mathrm{CCP}}$ with the 12 V rail. The fault mode will be latched and the DRVON pin will be forced to low, unless $\mathrm{V}_{\mathrm{CCP}}$ is reduced below the UVLO threshold.

## Power Saving Mode

The controller is designed to allow power saving operation to maintain a maximum efficiency. When a low PSI signal from microcontroller is received, the controller will keep one phase operating while shedding other phases. The active one phase will operate in diode emulation mode, minimizing power losses in light load. The device also maintains an RPM operation in power saving mode. The 12 VMON input will be used for two purposes: feedforward input supply information for RPM mode and secondary power input voltage UVLO. When the low PSI signal is de-asserted, the dropped phases will be pulled back in to be ready for heavy load and the device will be back to regular PWM mode.

## Adaptive Non-overlap

The non-overlap dead time control is used to avoid shoot through damage to the power MOSFETs. When the PWM signal pull high, DRVL will go low after a propagation delay, the controller monitors the switching node (SWN) pin voltage and the gate voltage of the MOSFET to know the status of the MOSFET. When the low side MOSFET status is off an internal timer will delay turn on of the high-side MOSFET. When the PWM pull low, gate DRVH will go low after the propagation delay (tpdDRVH). The time to turn off the high side MOSFET is depending on the total gate charge of the high-side MOSFET. A timer will be triggered once the high side MOSFET is turn off to delay the turn on the low-side MOSFET.

## Layout Guidelines

Layout is very important thing for design a DC-DC converter. Bootstrap capacitor and $\mathrm{V}_{\text {in }}$ capacitor are most critical items, it should be placed as close as to the controller IC. Another item is using a GND plane. Ground plane can provide a good return path for gate drives for reducing the ground noise. Therefore GND pin should be directly connected to the ground plane and close to the low-side MOSFET source pin. Also, the gate drive trace should be
considered. The gate drives has a high di/dt when switching, therefore a minimized gate drives trace can reduce the di/dv, raise and fall time for reduce the switching loss.


Figure 6. VR11.1 Start Up Timing Diagram


Figure 7. AMD / Legacy Start Up Timing Diagram

## NCP5395G

## PACKAGE DIMENSIONS

QFN48, 7x7, 0.5P
CASE 485AJ
ISSUE O


NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSION b APPLIES TO THE PLATED

TERMINAL AND IS MEASURED ABETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS

|  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX |  |  |
| A | 0.80 | 1.00 |  |  |
| A1 | 0.00 | 0.05 |  |  |
| A3 | 0.20 |  |  |  |
| REF |  |  |  |  |
| b | 0.20 |  |  |  |
| D | 0.30 |  |  |  |
| D2 | 7.00 |  |  |  |
| BSC | 5.20 |  |  |  |
| E | 7.00 |  |  | BSC |
| E2 | 5.00 |  |  |  |
| e | 5.20 |  |  |  |
| K | 0.50 |  |  |  |



SIDE VIEW

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and 10 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
    operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

