## Product Preview Synchronous Buck MOSFET Driver

The NCP81167 is a high-performance dual MOSFET gate driver in a small 2 mm x 2 mm package, optimized to drive the gates of both high-side and low-side power MOSFETs in a synchronous buck converter. A zero-current detection feature allows for a highefficiency solution even at light load conditions. VCC UVLO ensures the MOSFETs are off when supply voltages are low. A bi-directional Enable pin provides a fault signal to the controller when a UVLO fault is detected.

#### Features

- Space-efficient 2 mm x 2 mm DFN8 Thermally-enhanced Package
- VCC Range of 4.5 V to 13.2 V
- Internal Bootstrap Diode
- 5 V 3-Stage PWM Input
- Zero Current Detect Function Provides Power Saving Operation during Light Load Conditions
- Bi-directional Enable Feature pulls Enable Pin Low during a UVLO Fault
- Pre-OVP Function Protects Load during HS FET Short
- Adaptive Anti–Cross Conduction Circuit Protects against Cross–Conduction during FET Turn–on and Turn–off
- Output Disable Control Turns Off Both MOSFETs via Enable Pin
- VCC Undervoltage Lockout
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

• Power Solutions for Notebook and Desktop Systems



## **ON Semiconductor®**

www.onsemi.com



DFN8 MN SUFFIX CASE 506AA

#### MARKING DIAGRAMS



CY = Specific Device Code

- M = Date Code
- = Pb–Free Device

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP81167MNTBG	DFN8 (Pb–Free)	3000 / Tape & Reel

<sup>+</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.





Figure 1. Pin Diagram





## Table 1. Pin Descriptions

	•		
Pin No.	Symbol	Description	
1	BST	Floating bootstrap supply pin for high side gate driver. Connect the bootstrap capacitor between this pin and the SW pin.	
2	PWM	Control input. The PWM signal has three distinctive states: Low = Low Side FET Enabled, Mid = Diode Emulation Enabled, High = High Side FET Enabled.	
3	EN	Logic input. A logic high to enable the part and a logic low to disable the part.	
4	VCC	Power supply input. Connect a bypass capacitor (0.1 $\mu$ F) from this pin to ground.	
5	DRVL	Low side gate drive output. Connect to the gate of low side MOSFET.	
6	GND	Bias and reference ground. All signals are referenced to this node (QFN Flag).	
7	SW	Switch node. Connect this pin to the source of the high side MOSFET and drain of the low side MOSFET.	
8	DRVH	High side gate drive output. Connect to the gate of high side MOSFET.	
9	FLAG	Thermal flag. There is no electrical connection to the IC. Connect to ground plane.	




Figure 3. Application Circuit

Table 2. ABSOLUTE	MAXIMUM RATINGS

Pin Symbol	Pin Name	V <sub>MAX</sub>	V <sub>MIN</sub>
VCC	Main Supply Voltage Input	15 V	–0.3 V
BST	Bootstrap Supply Voltage	35 V wrt/ GND 40 V ≤ 50 ns wrt/ GND 15 V wrt/ SW	–0.3 V wrt/SW
SW	Switching Node (Bootstrap Supply Return)	35 V 40 V ≤ 50 ns	_5 V _10 V (200 ns)
DRVH	High Side Driver Output	BST+0.3 V	–0.3 V wrt/SW –2 V (<200 ns) wrt/SW
DRVL	Low Side Driver Output	VCC+0.3 V	−0.3 V DC −5 V (<200 ns)
PWM	DRVH and DRVL Control Input	6.5 V	–0.3 V
EN	Enable Pin	6.5 V	–0.3 V
GND	Ground	0 V	0 V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. THERMAL INFORMATION (A	All signals referenced to AGND unless noted otherwise)
---------------------------------	--

Symbol	Parameter	Value	Unit
$R_{ hetaJA}$	R <sub>0JA</sub> Thermal Characteristic (Note 1)		°C/W
TJ	T <sub>J</sub> Operating Junction Temperature Range (Note 2) 0 to 15		°C
T <sub>A</sub>	Operating Ambient Temperature Range	-10 to +125	°C
T <sub>STG</sub>	Maximum Storage Temperature Range	–55 to +150	°C
MSL	Moisture Sensitivity Level	1	

\* The maximum package power dissipation must be observed.

1. I in<sup>2</sup> Cu, 1 oz thickness.

2. Operation at  $-40^{\circ}$ C to  $-10^{\circ}$ C guaranteed by design, not production tested.

# **Table 4. ELECTRICAL CHARACTERISTICS** (Unless otherwise stated: $-10^{\circ}C < T_A < +125^{\circ}C$ ; 4.5 V < V<sub>CC</sub> < 13.2 V,</th>4.5 V < BST-SWN < 13.2 V, 4.5 V < BST < 30 V, 0 V < SWN < 21 V)</td>

Parameter	Test Conditions	Min.	Тур.	Max.	Units
SUPPLY VOLTAGE			•	•	
VCC Operation Voltage		4.5		13.2	V
Power ON Reset Threshold			2.75	3.2	V
UNDERVOLTAGE LOCKOUT	•		•	•	
VCC Start Threshold		3.8	4.35	4.5	V
VCC UVLO Hysteresis		150	200	250	mV
Output Overvoltage Trip Threshold at Startup	Power Startup time, VCC > POR	2.1	2.25	2.4	V
SUPPLY CURRENT	· ·			•	•
Normal Mode	Icc + Ibst, EN = 5 V, PWM = OSC, Fsw = 100 KHz, Cload = 3 nF for DRVH, 3 nF for DRVL		12.2		mA
Standby Current	Icc + Ibst, EN = GND		0.5	1.9	mA
Standby Current	I <sub>CC</sub> + I <sub>BST</sub> , EN = HIGH, PWM = LOW, No loading on DRVH & DRVL		2.1		mA
Standby Current	I <sub>CC</sub> + I <sub>BST</sub> , EN = HIGH, PWM = HIGH, No loading on DRVH & DRVL		2.2		mA
BOOTSTRAP DIODE					
Forward Voltage	V <sub>CC</sub> = 12 V, forward bias current = 2 mA	0.1	0.4	0.6	V
PWM INPUT					
PWM Input High		3.4			V
PWM Mid-State		1.3		2.7	V
PWM Input Low				0.7	V
ZCD Blanking Timer			250		ns
HIGH SIDE DRIVER					
Output Impedance, Sourcing Current	VBST – VSW = 5 V or 12 V		2.0	3.5	Ω
Output Impedance, Sinking Current	VBST – VSW = 5 V or 12 V		1.1	2.0	Ω
DRVH Rise Time trdrvh	$V_{VCC}$ = 5 V, VBST–VSSW = 5 V, VCC = 12 V, VBST–VSW = 12 V, 3 nF load		19	35	ns
DRVH Fall Time tforvh	V <sub>VCC</sub> = 5 V, VBST–VSSW = 5 V, VCC = 12 V, VBST–VSW = 12 V, 3 nF load		15	30	ns
DRVH Turn–Off Propagation Delay tpdh <sub>DRVH</sub>	C <sub>LOAD</sub> = 3 nF	8.0		30	ns
DRVH Turn–On Propagation Delay tpdl <sub>DRVH</sub>	$C_{LOAD} = 3 \text{ nF}$			30	ns
SW Pull Down Resistance	SW to PGND		30		kΩ
DRVH Pull Down Resistance	DRVH to SW, BST–SW = 0 V		40		kΩ
LOW SIDE DRIVER					
Output Impedance, Sourcing Current			2.0	3.5	Ω
Output Impedance, Sinking Current			1.0	1.8	Ω
DRVL Rise Time tr <sub>DRVL</sub>	C <sub>LOAD</sub> = 3 nF		16	35	ns
DRVL Fall Time tf <sub>DRVL</sub>	$C_{LOAD} = 3 \text{ nF}$		15	25	ns
DRVL Turn–Off Propagation Delay tpdl <sub>DRVL</sub>	$C_{LOAD} = 3 \text{ nF}$			35	ns
DRVL Turn–On Propagation Delay tpdh <sub>DRVL</sub>	$C_{LOAD} = 3 \text{ nF}$	8.0		35	ns
DRVL Pull Down Resistance	DRVL to PGND, VCC = PGND	1	40		kΩ

# **Table 4. ELECTRICAL CHARACTERISTICS** (Unless otherwise stated: $-10^{\circ}C < T_A < +125^{\circ}C$ ; $4.5 V < V_{CC} < 13.2 V$ ,4.5 V < BST - SWN < 13.2 V,4.5 V < BST < 30 V,0 V < SWN < 21 V)

Parameter	Test Conditions	Min.	Тур.	Max.	Units
EN INPUT					
Input Voltage High		2.0			V
Input Voltage Low				1.0	V
Hysteresis			500		mV
Normal Mode Bias Current		-1		1	μΑ
Enable Pin Sink Current		4		30	mA
Propagation Delay Time			20	40	ns
SW Node					
SW Node Leakage Current				20	μA
Zero Cross Detection Threshold Voltage	SW to –20 mV, ramp slowly until BG goes off (Start in DCM mode) (Note 3)		-6		mV

#### Table 5. DECODER TRUTH TABLE

PWM INPUT	ZCD	DRVL	DRVH
PWM High	ZCD Reset	Low	High
PWM Mid	Positive current through the inductor	High	Low
PWM Mid	Zero current through the inductor	Low	Low
PWM Low	ZCD Reset	High	Low

3. Guaranteed by design; not production tested.




Figure 5. Timing Diagram

#### APPLICATIONS INFORMATION

The NCP81167 gate driver is a single phase MOSFET driver designed for driving N-channel MOSFETs in a synchronous buck converter topology. The NCP81167 is designed to work with ON Semiconductor's NCP6131 multi-phase controller. This gate driver is optimized for desktop applications.

#### **Undervoltage Lockout**

The DRVH and DRVL are held low until VCC reaches 4.5 V during startup. The PWM signals will control the gate status when VCC threshold is exceeded. If VCC decreases to 250 mV below the threshold, the output gate will be forced low until input voltage VCC rises above the startup threshold.

#### Power-On Reset

Power–On Reset feature is used to protect a gate driver avoid abnormal status driving the startup condition. When the initial soft–start voltage is higher than 2.75 V, the gate driver will monitor the switching node SW pin. If SW pin high than 2.25 V, bottom gate will be force to high for discharge the output capacitor. The fault mode will be latch and EN pin will force to be low, unless the driver is recycle. When input voltage is higher than 4.5 V, and EN goes high, the gate driver will normal operation, top gate driver DRVH and bottom gate driver will follow the PWM signal decode to a status.

#### **Bi-directional EN Signal**

Fault modes such as Power–On Reset and Undervoltage Lockout will de–assert the EN pin, which will pull down the DRON pin of controller as well. Thus the controller will be shut down consequently.

#### PWM Input and Zero Cross Detect (ZCD)

The PWM input, along with EN and ZCD, control the state of DRVH and DRVL.

When PWM is set high, DRVH will be set high after the adaptive non-overlap delay. When PWM is set low, DRVL will be set high after the adaptive non-overlap delay.

When the PWM is set to the mid state, DRVH will be set low, and after the adaptive non-overlap delay, DRVL will be set high. DRVL remains high during the ZCD blanking time. When the timer is expired, the SW pin will be monitored for zero cross detection. After the detection, the DRVL will be set low.

#### Adaptive Nonoverlap

The nonoverlap dead time control is used to avoid the shoot through damage the power MOSFETs. When the PWM signal pull high, DRVL will go low after a propagation delay, the controller will monitors the switching node (SWN) pin voltage and the gate voltage of the MOSFET to know the status of the MOSFET. When the low side MOSFET status is off an internal timer will delay turn on of the high-side MOSFET. When the PWM pull low, gate DRVH will go low after the propagation delay (tpd DRVH).

The time to turn off the high side MOSFET is depending on the total gate charge of the high-side MOSFET. A timer will be triggered once the high side MOSFET is turn off to delay the turn on the low-side MOSFET.

#### Low-Side Driver Timeout

In normal operation, the DRVH signal tracks the PWM signal and turns off the Q1 high–side switch with a few 10 ns delay ( $t_{pdIDRVH}$ ) following the falling edge of the input signal. When Q1 is turned off, DRVL is allowed to go high, Q2 turns on, and the SW node voltage collapses to zero. But in a fault condition such as a high–side Q1 switch drain–source short circuit, the SW node cannot fall to zero, even when DRVH goes low. This driver has a timer circuit to address this scenario. Every time the PWM goes low, a DRVL on–time delay timer is triggered.

If the SW node voltage does not trigger a low-side turn-on, the DRVL on-time delay circuit does it instead, when it times out with  $t_{SW(TO)}$  delay. If Q1 is still turned on, that is, its drain is shorted to the source, Q2 turns on and creates a direct short circuit across the VDCIN voltage rail. The crowbar action causes the fuse in the VDCIN current path to open. The opening of the fuse saves the load (CPU) from potential damage that the high-side switch short circuit could have caused.

#### Layout Guidelines

Layout for DC–DC converter is very important. The bootstrap and VCC bypass capacitors should be placed as close as to the driver IC.

Connect GND pin to local ground plane. The ground plane can provide a good return path for gate drives and reduce the ground noise. The thermal slug should be tied to the ground plane for good heat dissipation. To minimize the ground loop for low side MOSFET, the driver GND pin should be close to the low–side MOSFET source pin. The gate drive trace should be routed to minimize the length, the minimum width is 20 mils.

#### **Gate Driver Power Loss Calculation**


The gate driver power loss consists of the gate drive loss and quiescent power loss.

The equation below can be used to calculate the power dissipation of the gate driver. Where QGMF is the total gate charge for each main MOSFET and QGSF is the total gate charge for each synchronous MOSFET.

$$P_{DRV} = [\frac{f_{SW}}{2 \times n} \times (n_{MF} \times Q_{GMF} + n_{SF} \times Q_{GSF}) + I_{CC}] \times V_{CC}$$

Also shown is the standby dissipation factor (ICC  $\cdot$  VCC) of the driver.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdl/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products harmless against all claims, costs, damages, and expenses, and reasonable atorney fees arising out of, directly or indirectly, any claim of pe

Phone: 421 33 790 2910

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative