## 6 + 2 Phase Output Controller with SVID Interface for Notebook and Ultrabook CPU Applications

## Product Preview NCP81266

The NCP81266 is a dual rail, six + two phase buck solution optimized for Intel IMVP8 CPUs. The multi-phase rail control system is based on Dual-Edge pulse-width modulation (PWM) combined with DCR current sensing. This provides an ultra-fast initial response to dynamic load events and reduced system cost. The NCP81266 has an ultra-low offset current monitor amplifier with programmable offset compensation for high accuracy current monitoring.

## Features

- Vin Range 4.5 V to 21 V
- Startup into Pre-Charged Loads While Avoiding False OVP
- Digital Soft Start Ramp
- Adjustable Vboot
- High Impedance Differential Output Voltage Amplifier
- Dynamic Reference Injection
- Programmable Output Voltage Slew Rates
- Dynamic VID Feed-Forward
- Differential Current Sense Amplifiers for Each Phase
- Programmable Adaptive Voltage Positioning (AVP)
- Adjustable Switching Frequency Range
- Digitally Stabilized Switching Frequency
- UltraSonic Operation
- PSYS Input Monitor (SVID address 0D)
- Meets Intel's IMVP8 Specifications
- Current Mode Dual Edge Modulation for Fast Initial Response to Transient Loading
- This is a Pb -Free Device


## Typical Applications

- Notebook and Ultrabook Computers

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


QFN52 6x6, 0.4P CASE 485BE

## MARKING DIAGRAM

- 

NCP81266
AWLYYWWG

A
WL
YY
WW
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
$=\mathrm{Pb}-$ Free Package

## ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: |
| NCP81266MNTXG | QFN52 <br> (Pb-Free) |  <br> Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

[^0]

Figure 1. Internal Block Diagram

## APPLICATIONS INFORMATION



Figure 2. Typical Controller Schematic

## APPLICATIONS INFORMATION



Figure 3. Typical Power Stage - Main


Figure 4. Typical Power Stage - Auxiliary


Figure 5. Pinout

Table 1. PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Description |
| :---: | :---: | :---: |
| 1 | IOUT | Total output current monitor for six-phase regulator |
| 2 | EN | Enable. High enables both rails |
| 3 | SDIO | Serial VID data interface |
| 4 | ALERT\# | Serial VID ALERT\# |
| 5 | SCLK | Serial VID clock |
| 6 | VR_RDY | VR_RDY indicates both rails are ready to accept SVID commands |
| 7 | VCC | Power for the internal control circuits. A decoupling capacitor is connected from this pin to ground |
| 8 | PSYS | System power signal input. A resistor to ground scales this signal |
| 9 | VRMP | Feed-forward input of Vin for the ramp-slope compensation. The current fed into this pin is used to control the ramp of the PWM slopes |
| 10 | VR_HOT\# | OD output. Indicates high VR temperature |
| 11 | IOUTA | Total output current monitor for two-phase regulator |
| 12 | VSNA | Differential output voltage positive sense for two-phase rail |
| 13 | VSPA | Differential output voltage negative sense for two-phase rail |
| 14 | DIFFA | Output of the two-phase regulator;s differential remote sense amplifier |
| 15 | FBA | Error amplifier voltage feedback for two-phase regulator |
| 16 | COMPA | Output of the error amplifier and the inverting inputs of the PWM comparators for two-phase regulator |
| 17 | CSCOMPA | Output of total-current-sense amplifier for two-phase regulator |
| 18 | ILIMA | Over-current threshold setting - programmed with a resistor to CSCOMPA for two-phase regulator |
| 19 | CSSUMA | Inverting input of total-current-sense amplifier for two-phase regulator |
| 20 | CSREFA | Total-current-sense amplifier reference voltage input for two-phase regulator |
| 21 | CSP2A | Non-inverting input to current-balance amplifier for Phase 2 of the two-phase regulator. Pull this pin to Vcc to disable Phase 2. |
| 22 | CSP1A | Non-inverting input to current-balance amplifier for Phase 1 of two-phase regulator. |
| 23 | TSENSEA | Temperature sense input for two-phase regulator |
| 24 | PWM1A / ICCMAXA | PWM1 output for two-phase regulator. During startup, ICCMAX for two-phase regulator is programmed with a pull-down resistor |
| 25 | PWM2A | PWM2 output for two-phase regulator |
| 26 | DRON | External FET driver enable for discrete driver or ONSemi DrMOS |
| 27 | NC | Do not connect to this pin |
| 28 | SR | Pulldown resistor on this pin programs SR value for both main and GT rail |

NCP81266

Table 1. PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Description |
| :---: | :---: | :---: |
| 29 | PWM6/VBootA | PWM6 output for six-phase regulator / Pin-program for two-phase Vboot. |
| 30 | PWM5/ROSCA | PWM5 output for six-phase regulator / Pulldown on this pin programs RoscA value for GT rail |
| 31 | PWM4 / ROSC | PWM4 output for six-phase regulator / Pulldown on this pin programs Rosc value for main rail |
| 32 | PWM3 / ICCMAX | PWM3 output for six-phase regulator / Pulldown on this pin programs ICCMAX for six-phase rail during startup |
| 33 | PWM2 / VBOOT | PWM2 output for six-phase regulator / Pin-program for six-phase Vboot |
| 34 | PWM1 / SV_ADDR | PWM1 output for six-phase regulator / Pulldown on this pin configures SVID address |
| 35 | TSENSE | Temperature sense input for six-phase regulator |
| 36 | CSP1 | Differential current sense positive for Phase 1 of six-phase rail |
| 37 | CSP2 | Differential current sense positive for Phase 2 of six-phase rail |
| 38 | CSP3 | Differential current sense positive for Phase 3 of six-phase rail |
| 39 | CSP4 | Differential current sense positive for Phase 4 of six-phase rail |
| 40 | CSP5 | Differential current sense positive for Phase 5 of six-phase rail |
| 41 | CSP6 | Differential current sense positive for Phase 6 of six-phase rail |
| 42 | DVCC | Digital supply voltage. Connect to VCC. |
| 43 | VCC | Power for the internal control circuits. A decoupling capacitor is connected from this pin to ground. |
| 44 | CSREF | Total-current-sense amplifier reference voltage input for six-phase rail |
| 45 | CSSUM | Inverting input of total-current-sense amplifier for six-phase rail |
| 46 | ILIM | Over-current threshold setting - programmed with a resistor to CSCOMP for six-phase rail |
| 47 | CSCOMP | Output of total-current-sense amplifier for six-phase rail |
| 48 | COMP | Output of the error amplifier and the inverting inputs of the PWM comparators for six-phase rail |
| 49 | FB | Error amplifier voltage feedback for six-phase rail |
| 50 | DIFF | Output of the six-phase regulator's differential remote sense amplifier |
| 51 | VSP | Differential output voltage sense positive for six-phase rail |
| 52 | VSN | Differential output voltage sense negative for six-phase rail |
| 53 | Flag | GND |

Table 2. MAXIMUM RATINGS
(All signals referenced to GND unless noted otherwise.)

| Pin Symbol | VMAX | VMIN | ISOURCE | ISINK |
| :--- | :---: | :---: | :---: | :---: |
| COMP_MPH | VCC +0.3 V | -0.3 V | 2 mA | 2 mA |
| CSCOMP_MPH | VCC +0.3 V | -0.3 V | 2 mA | 2 mA |
| PWMX | VCC +0.3 V | -0.3 V |  | 1 mA |
| VSN_MPH | GND +0.3 V | GND -0.3 V | 1 mA | 2 mA |
| DIFFOUT_MPH | $\mathrm{VCC}+0.3 \mathrm{~V}$ | -0.3 V | 2 mA | 2 mA |
| VR_RDY | $\mathrm{VCC}+0.3 \mathrm{~V}$ | -0.3 V | 2 mA |  |
| VCC | 6.5 V | -0.3 V |  |  |
| VRMP | 25 V | -0.3 V |  |  |
| All Other Pins | VCC +0.3 V | -0.3 V |  |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. THERMAL CHARACTERISTICS

| Description | Symbol | Typ | Unit |
| :--- | :---: | :---: | :---: |
| Junction-to-Ambient, Thermal Resistance (Note 1) | $\theta_{\mathrm{JA}}$ | 30 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case (Top), Thermal Resistance (Note 1) | $\theta_{\mathrm{JC}(\mathrm{TOP})}$ | 18 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Board Heat Spreader, Thermal Resistance (Note 1) | $\theta_{\mathrm{JB}}$ | 1.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case (Top), Measurement Reference (Note 1) | $\Psi_{\mathrm{J}-\mathrm{CT}}$ | 1.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature Range | $\mathrm{T}_{\mathrm{J}}$ | -10 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -10 to 100 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $\mathrm{T}_{\mathrm{STG}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Moisture Sensitivity Level QFN Package | MSL | 1 |  |

1. JEDEC JESD 51-7 with 0 LFM

Table 4. ELECTRICAL CHARACTERISTICS
Unless otherwise stated: $-10^{\circ}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V} ; \mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$

| Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BIAS SUPPLY |  |  |  |  |  |
| VCC Voltage Range |  | 4.75 |  | 5.25 | V |
| Quiescent Current (PSO, 1) | PS0,1 |  |  | 60 | mA |
|  | PS2 |  |  | 60 | mA |
|  | PS3 |  |  | 27 | mA |
|  | PS4 |  |  | 300 | $\mu \mathrm{A}$ |
|  | Enable low |  | 5 |  | mA |
| UVLO Threshold | VCC rising |  |  | 4.5 | V |
|  | VCC falling | 4 |  |  | V |

ENABLE INPUT

| Upper Threshold | Activation Level | 0.8 |  |  | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Lower Threshold | Deactivation Level |  |  | 0.3 | V |

PHASE DETECTION

| CSP pin pulldown current | Pulldown applied only prior to soft start |  | 5 |  | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :---: |
| CSP Pin Threshold Voltage |  | VCC -0.4 |  |  | V |
| Phase Detect Timer |  |  | 100 |  | $\mu \mathrm{~s}$ |

IMVP8 DAC (Prot 05h)

| System Voltage Accuracy | $0.75 \mathrm{~V} \leq \mathrm{DAC}<1.52 \mathrm{~V}$ | -0.5 |  | 0.5 | $\%$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | $0.5 \mathrm{~V}<\mathrm{DAC}<0.745 \mathrm{~V}$ | -8 |  | 8 | mV |
|  | $0.25 \mathrm{~V}<\mathrm{DAC}<0.495 \mathrm{~V}$ | -10 |  | 10 | mV |

## VRMP

| Supply Range |  | 4.5 |  | 20 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VRMP UVLO Threshold | VRMP Rising |  |  | 4.25 | V |
|  | VRMP Falling | 3 |  |  | V |
| VRMP Hysteresis |  |  | 800 |  | mV |

DAC SLEW RATE

| Soft Start Slew Rate |  |  | $1 / 2$ fast |  |
| :--- | :--- | :--- | :--- | :--- |
| Slew Rate Slow |  | $\mathrm{mV} / \mu \mathrm{s}$ |  |  |
| Slew Rate Fast |  | $1 / 2$ fast |  | $\mathrm{mV} / \mu \mathrm{s}$ |
| VOFS Slew Rate |  |  | $>10$ |  |

Table 4. ELECTRICAL CHARACTERISTICS
Unless otherwise stated: $-10^{\circ}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; $\mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$

| Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRON |  |  |  |  |  |
| Output High Voltage | Sourcing $500 \mu \mathrm{~A}$ | 3 |  |  | V |
| Output Low Voltage | Sinking $500 \mu \mathrm{~A}$ |  |  | 0.1 | V |

## TSense

| Bias Current |  | 115.5 | 120 | 124.5 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Alert\# Assert Threshold |  |  | 488 |  | mV |
| Alert\# De-Assert Threshold |  |  | 510 |  | mV |
| VR_Hot Assert Threshold |  |  | 468 |  | mV |
| VR_Hot De-Assert Threshold |  |  | 488 |  | mV |

## VR_RDY OUTPUT

| Output Low Saturation Voltage | $\mathrm{I}_{\text {VR_RDY }=-4 \mathrm{~mA}}$ |  | 0.3 |  |
| :--- | :--- | :--- | :--- | :--- |

OVP and UVP

| Absolute Over Voltage Threshold | During Soft Start |  | 2.5 |  | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Over Voltage Threshold Above DAC | VSP-VSN-VID Rising | 350 | 400 | 475 | mV |
| Over Voltage Delay | VSP-VSN Rising to PWM Low |  | 50 |  | ns |
| Under Voltage Threshold Below DAC <br> - DROOP (VUVM) | VSP-VSN-VID Falling | 370 |  | 425 | mV |
| Under Voltage Delay |  |  | 5 |  | $\mu \mathrm{~s}$ |

PWM OUTPUT

| Output High Voltage | Sourcing $500 \mu \mathrm{~A}$ | Vcc -0.2 |  |  | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Output Mid Voltage | No Load, Power State 2 | 1.7 | 1.8 | 1.9 | V |
| Output Low Voltage | Sinking $500 \mu \mathrm{~A}$ |  |  | 0.7 | V |

DIFFERENTIAL SUMMING AMPLIFIER

| Input Bias Current | $\mathrm{VSP}=\mathrm{VSN}=1.3 \mathrm{~V}$ | -400 |  | 400 | nA |
| :--- | :--- | :---: | :---: | :---: | :---: |
| -3 dB Bandwidth | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 12 |  | MHz |
| Closed Loop DC Gain | $\mathrm{VSP}-\mathrm{VSN}=0.5 \mathrm{~V}$ to 1.3 V |  | 1 |  | $\mathrm{~V} / \mathrm{N}$ |

CURRENT SUMMING AMPLIFIER

| Input Bias Current | CSSUM = CSREF $=1.0 \mathrm{~V}$ | -14 |  | 14 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Offset Voltage (Vos) Note 3 |  | -300 |  | 300 | $\mu \mathrm{~V}$ |
| Open Loop Gain |  |  | 80 |  | dB |
| Open Loop Unity Gain Bandwidth | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 10 |  | MHz |

CURRENT BALANCE AMPLIFIERS

| Differential Mode Input Voltage Range | CSREF $=1.2 \mathrm{~V}$ | -30 |  | 30 | mV |
| :--- | :--- | :---: | :---: | :---: | :---: |
| -3 dB Bandwidth | Guaranteed by Simulation |  | 8 |  | MHz |

OVER-CURRENT PROTECTION

| ILIM Threshold Current <br> (delayed OCP shutdown) | PSO | 9 | 10 | 11 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | PS1, PS2, PS3 |  | $10 / \mathrm{N}^{*}$ |  | $\mu \mathrm{~A}$ |
| ILIM Threshold Current <br> (immediate OCP shutdown) | PSO | 13.5 | 15 | 16.5 | $\mu \mathrm{~A}$ |
|  | PS1, PS2, PS3 |  | $15 / \mathrm{N}^{*}$ |  | $\mu \mathrm{~A}$ |
| Shutdown Delay | Immediate |  | 300 |  | ns |
|  | Delayed |  | 20 |  | $\mu \mathrm{~s}$ |
| ILIM Output Voltage Offset | ILIM to CSREF | -4 |  | 4 | mV |

Table 4. ELECTRICAL CHARACTERISTICS
Unless otherwise stated:- $10^{\circ}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V} ; \mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$

| Parameter | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| IOUT OUTPUT |  |  |  |  |  |
| Current Gain | IOUT/ILIM, (RLIM $=20 \mathrm{k} \Omega$, RIOUT $=5 \mathrm{k} \Omega) \mathrm{DAC}=$ <br> $0.8 \mathrm{~V}, 1.25 \mathrm{~V}, 1.5 \mathrm{~V}$ | 9.5 | 10 | 10.5 | $\mathrm{~A} / \mathrm{A}$ |

* N is the phase configuration number in PSO.

Table 4. ELECTRICAL CHARACTERISTICS
Unless otherwise stated: $-10^{\circ}<\mathrm{T}_{\mathrm{A}}<100^{\circ} \mathrm{C} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V} ; \mathrm{C}_{\mathrm{VCC}}=0.1 \mu \mathrm{~F}$

| Parameter | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| MODULATORS |  |  |  |  |  |
| PWM Ramp Duty Cycle Matching | Comp = 2 V, PWM Ton Matching |  | $\pm 1$ |  | $\%$ |

PSYS

| Full Scale Input Voltage |  |  | 2.5 |  | V |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Disable Threshold |  |  | VCC -0.2 |  | V |

SCLK, SDIO

| VIL |  |  |  | 0.45 | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| VIH |  | 0.65 |  |  | V |
| VOL |  |  |  | 0.3 | V |
| Output Leakage Current when High |  | -0.5 |  | 0.5 | $\mu \mathrm{~A}$ |

## Alert\#

| VOL |  |  |  | 0.3 | V |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Output Leakage Current when High |  | -0.1 |  | 0.1 | $\mu \mathrm{~A}$ |

OSCILLATOR

| Minimum Switching Frequency |  |  | 180 |  | kHz |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Maximum Switching Frequency |  |  | 1170 |  | kHz |
| Switching Frequency Accuracy | $180 \mathrm{kHz}<\mathrm{F}_{\text {SW }}<1170 \mathrm{kHz}$ | -10 |  | 10 | $\%$ |

## Timing Diagrams



Figure 6. Start-up Timing Diagram


Figure 7. Shut-down Timing Diagram

Table 5.

| Description | Min | Typ | Max |  |
| :---: | :--- | :---: | :---: | :---: |
| TA | VR_EN to VR_Ready. Controller ready accept SVID command |  |  | 2.5 ms |
| TB | Non-zero VBOOT ramp time. May start during TA but not later than at the end of TA <br> - to Alert\# assertion. |  | VID/Slow |  |
| TD | External de-assertion of VR_EN to the internal recognition of VR_EN de-assertion <br> (glitch filter) | $0 \mu \mathrm{~s}$ | $1 \mu \mathrm{~s}$ |  |
| TE | VR_EN internal de-assertion to VR_Ready de-assertion |  | 500 ns |  |

## Start Up

Following the rise of VCC above the UVLO threshold, externally programmed configuration data is collected, and all PWM outputs are set to Mid-level to prepare the gate drivers of the power stages for activation. When the controller is enabled, DRON is asserted (high) to activate the external gate drivers. A digital counter steps the DAC up from zero to the target boot voltage based on the Soft Start Slew Rate in the spec table. As the DAC ramps, the PWM outputs of each rail will change from Mid-level to high
when the first PWM pulse for that rail is produced. When the controller is disabled, the PWM signals return to Mid-level. Note the operation of the VR_RDY pin is dependent on the VBOOT status for device. If there is a non-zero VBOOT programmed using the configuration pins then the VR_RDY is asserted at the end of the VBOOT ramp, however if there is a zero VBOOT programmed the VR_RDY signal is asserted when the controller is ready to accept the first SVID command.

## DEVICE CONFIGURATION

## Phase and Rail Configuration

During start-up, the number of operational phases of the multiphase rail is determined by the internal circuitry monitoring the CSP inputs. If a reduced phase count is required the appropriate CSP pins externally pulled to VCC with a resistor during startup. Also, whether or not the PSYS function is active and responds to an address call on the SVID bus is determined by the internal circuitry monitoring the PSYS input. Tying the PSYS input to VCC will cause the PSYS rail to not respond to any calls to address 0Dh on the SVID bus.

## NCP81266 Configurations

The NCP81266 has four Configuration features. On power up a 10 uA current is sourced from these pins (pins TBD) through a resistor connected to this pin and the resulting voltage is measured. The following features will be programmed:

- SVID address
- Slew Rate
- Programs the slew rate of VBOOT on power up.
- Switching Frequency
- The Fsw values are shown in Table 6.
- Vboot
- Vboot options are shown in Table 7 \& Table 8.


## Switching Frequency

Switching frequencies between 180 kHz and 1.17 MHz are programmed at startup with pulldown resistors on Rosc pin (please see pinout for pin number).

Table 6. SWITCHING FREQUENCY

| Resistor (k囚) | Switching Frequency (kHz) |
| :---: | :---: |
| 10 | 180 (Default) |
| 15 | 225 |
| 21 | 270 |
| 26.7 | 315 |
| 33.2 | 360 |
| 41.2 | 405 |
| 49.9 | 450 |
| 60.4 | 495 |
| 71.5 | 540 |
| 84.5 | 630 |
| 97.6 | 720 |
| 115 | 810 |
| 133 | 900 |
| 154 | 990 |
| 178 | 1080 |
| 210 | 1170 |

Table 7. VBOOT/VBOOTA

| Resistor (k®) | VBOOT(V) |
| :---: | :---: |
| 10 | 0 |
| 30 | 0.8 |
| 60 | 1.05 |
| 100 | 1.2 |
| 160 | 1.4 |
| 220 | 1.5 |

Table 8. SLEW RATE CORE/GT

| Resistor (k $\boldsymbol{\Omega})$ | Slew Rate Core and GT (mV/us) |
| :---: | :---: |
| 10 | 10 |
| 30 | 30 |

Table 9. SVID ADDRESS

| Resistor (k $\mathbf{\Omega})$ | "Main" SVID <br> Address | "A" Address |
| :---: | :--- | :--- |
| 10 | 0 (Core) | 1 (GT) |
| 25 | 1 (GT) | 0 (Core) |
| 45 | 0 (Core) | 2 (SA) |
| 70 | 1 (GT) | 3 (GTUS) |
| 95 | 0 (Core) | 1 (GT) |
| 125 | 1 (GT) | 0 (Core) |
| 165 | 0 (Core) | $2(\mathrm{SA})$ |
| 220 | 1 (GT) | 3 (GTUS) |

## ICCMAX

The SVID interface provides the platform ICCMAX value at register 21h. A resistor to ground on the ICCMAX pin programs these registers at the time the part is enabled. 10 uA is sourced from these pins to generate a voltage on the program resistor. The value of the register is 1A per LSB and is set by the equation below. The resistor value should be no less than 10k.

$$
\text { ICC_MAX }{ }_{21 \mathrm{~h}}=\frac{\mathrm{R} \times 10 \mu \mathrm{~A} \times 255 \mathrm{~A}}{2.5 \mathrm{~V}}
$$

## Ultrasonic Mode

The switching frequency of a rail in DCM will decrease at very light loads. Ultrasonic Mode forces the switching frequency to stay above the audible range.

## CCM/DCM Operation

In PS2 and PS3, all rails will operate in either Continuous Conduction Mode (CCM) or Discontinuous Conduction Mode (DCM) depending on load current in order to prevent loss of efficiency from negative inductor current.

Table 10. POWER STATES

| SVID Power State | Typical Operating Mode |
| :---: | :--- |
| PS0 | Multiphase rail dual edge |
| PS1 | One-phase CCM RPM |
| PS2 | One-phase DCM RPM |
| PS3 | One-phase DCM RPM |
| PS4 | Standby |

## PSYS

The PSYS pin is an analog input to the VR controller. It is a system input power monitor that facilitates the monitoring of the total platform system power. The system power is sensed at the platform charging device, the VR controller facilitates reporting back current and through the SVID interface at address 0Dh.

## THEORY OF OPERATION

## Input Voltage Feed-Forward (VRMP pin)

Ramp generator circuits are provided for the dual-edge modulator. The ramp generators implement input voltage feed-forward control by varying the ramp slopes proportional to the VRMP pin voltage. The VRMP pin also has a UVLO function, which is active only after the controller is enabled. The VRMP pin is high impedance input when the controller is disabled. For multi-phase operation, the dual-edge PWM ramp amplitude is changed according to the following:

$$
\text { VRMP_pp }=0.1 * \text { Vvrmp }
$$



Figure 8. Ramp Feed-Forward

## Differential Current Feedback Amplifiers

Each phase of the rail has a low offset, differential amplifier to sense the current of that phase in order to balance current. The CSREF and CSPx pins are high impedance inputs, but it is recommended that any external filter resistor RCSN does not exceed 10 k to avoid offset due to leakage current. It is also recommended that the voltage sense element be no less than $0.5 \mathrm{~m} \Omega$ for best current balance.

The external filter RCSN and CCSN time constant should match the inductor L/DCR time constant, but fine tuning of this time constant is generally not required. Phase current signals are summed with the COMP or ramp signals at their
respective PWM comparator inputs in order to balance phase currents via a current mode control approach.


Figure 9. Per Phase Current Sense Network

$$
\mathrm{R}_{\mathrm{CSN}}=\frac{\mathrm{L}_{\text {PHASE }}}{\mathrm{C}_{\mathrm{CSN}} \times \mathrm{DCR}}
$$

## Total Current Sense Amplifier

The multiphase rail uses a patented approach to sum the phase currents into a single, temperature compensated, total current signal. This signal is then used to generate the output voltage droop, total current limit, and the output current monitoring functions. The $\operatorname{Rref}(\mathrm{n})$ resistors average the voltages at the output terminals of the inductors to create a low impedance reference voltage at CSREF. The Rph resistors sum currents from the switch nodes to the virtual CSREF potential created at the CSSUM pin by the amplifier. The total current signal is the difference between the CSCOMP and CSREF voltages.
The amplifier filters, and amplifies, the voltage across the inductors in order to extract only the voltage across the inductor series resistances (DCR). An NTC thermistor (Rth) in the feedback network placed near the Phase 1 inductor senses the inductor temperature, and compensates both the DC gain and the filter time constant for the change in DCR with temperature. The thermistor location is chosen so that the temperature of the Phase 1 inductor providing the current in PS1 power mode can be determined.


Figure 10. Total Current Sense Amplifier

The DC gain equation for the DC total current signal is:
$V_{\text {CSCOMP-CSREF }}=-\frac{R c s 2+\frac{R c s 1 * R t h}{R c s} 1+\text { Rth }}{R p h} *\left(\right.$ Iout $\left._{\text {Total }} * D C R\right)$
Set the DC gain by adjusting the value of the Rph resistors in order to make the ratio of total current signal to output current equal the desired loadline. The values of Rcs1 and Rcs2 are set based on the effect of temperature on both the thermistor and inductor, and may need to be adjusted to eliminate output voltage temperature drift with the final product enclosure and cooling.

The pole frequency of the CSCOMP filter should be set equal to the zero of the output inductor. This causes the total current signal to contain only the component of inductor voltage caused by the DCR voltage, and therefore to be proportional to inductor current. Connecting Ccs2 in parallel with Ccs1 allows fine tuning of the pole frequency using commonly available capacitor values. It is best to perform fine tuning during transient testing.

$$
\begin{aligned}
& F z=-\frac{\left(D C R @ 25^{\circ} \mathrm{C}\right)}{(2 * \pi * \text { Lphase })} \\
& F p=\frac{1}{\left(2 \pi *\left(R c s 2+\left(\frac{R c s 1 * R T H}{R c s 1+R T H}\right)\right) *(C C s 1+C C s 2)\right)}
\end{aligned}
$$

The value of the CREF capacitor (in nF ) on the CSREF pin should be:

$$
\text { Ccref }=\frac{(0.02 * R T H)}{\text { Rref }}
$$

## Rail Remote Sense Amplifier

A high performance high input impedance true differential amplifier is provided to accurately sense regulator output voltage. The VSP and VSN inputs should be connected to the regulator's output voltage sense points. The remote sense amplifier takes the difference of the output voltage with the DAC voltage and adds the droop voltage.
$V_{\text {DIFOUT }}=\left(V_{\text {VSP }}-V_{\text {VSN }}\right)+\left(1.3 V-V_{\text {DAC }}\right)+\left(V_{\text {DROOP }}-V_{\text {CSREF }}\right)$
This signal then goes through a standard error compensation network and into the inverting input of the error amplifier.

## High Performance Voltage Error Amplifier

The Remote Sense Amplifier output feeds a Type III compensation network formed by the Error Amplifier and
external tuning components. The non-inverting input of the error amplifier is connected to the same reference voltage used to bias the Remote Sense Amplifier output.


Figure 11. Error Amplifier

## Loadline Programming (DROOP)

An output loadline is a power supply characteristic wherein the regulated (DC) output voltage decreases proportional to load current. This characteristic can reduce the output capacitance required to maintain output voltage within limits during load transients faster than those to which the regulation loop can respond.

A load line is produced by adding a signal proportional to output load current (VDROOP) to the output voltage feedback signal - thereby satisfying the voltage regulator at an output voltage reduced proportional to load current. The load line is programmed by setting the gain of the Total Current Sense Amplifier such that the total current signal is equal to the desired output voltage droop.

Droop $=\operatorname{DCR} \times\left(\mathrm{R}_{\mathrm{CS}} / \mathrm{R}_{\mathrm{ph}}\right)$

## Programming the Current Limit

The current limit thresholds are programmed with a resistor between the ILIM and CSCOMP pins. The multiphase rails generates a replica of the CSREF pin voltage at the ILIM pin, and compares ILIM pin current to ICL0 and ICLM0 (ICL1 and ICLM1 in PS1, PS2 and PS3). The controller latches off if ILIM pin current exceeds ICL0 (ICL1 for PS1, PS2, and PS3) for t_OCPDLY, and latches off immediately if ILIM pin current exceeds ICLM0 (ICLM1 for PS1, PS2 and PS3). Set the value of the current limit resistor RLIMIT according to the desired current limit Iout LIMIT.

$$
R_{\text {LIMIT }}=\frac{\frac{R c s 2+\frac{R c s 1 * R t h}{R c s 1+R t h}}{R p h} *\left(\text { Iout }_{\text {LIMIT }} * D C R\right)}{10 u}
$$

## Programming IOUT

The IOUT pin sources a current proportional to the ILIM current. The voltage on the IOUT pin is monitored by the internal $\mathrm{A} / \mathrm{D}$ converter and should be scaled with an external resistor to ground such that a load equal to ICCMAX generates a 2.5 V signal on IOUT. A pull-up resistor from VCC can be used to offset the IOUT signal positive if desired.

$$
\mathrm{R}_{\text {IOUT }}=\frac{2.5 \mathrm{~V} \cdot \mathrm{R}_{\text {LIMIT }}}{10 \cdot \frac{\mathrm{Rcs} 2+\frac{\mathrm{Rcsc} 1 \cdot \mathrm{Rth}}{\mathrm{Rcs} 1+\mathrm{Rth}}}{\mathrm{Rph}} \cdot\left(\text { lout }_{\text {ICC_MAX }} \cdot \mathrm{DCR}\right)}
$$

## Programming DAC Feed-Forward Filter

The multiphase rail outputs a pulse of current from the VSN pin upon each increment of the internal DAC following a DVID UP command. A parallel RC network inserted into the path from VSN to the output voltage return sense point, VSS_SENSE, causes these current pulses to temporarily decrease the voltage between VSP and VSN. This causes the output voltage during DVID to be regulated slightly higher, in order to compensate for the response of the Droop function to current flowing into the charging output capacitors. In the following equations, Cout is the total output capacitance of the system.


Figure 12. DAC Feed-Forward

$$
\begin{aligned}
& \text { Rff }=\text { Cout } * L L * 453.6 \cdot 10^{6} \\
& C f f=\frac{L L * \text { Cout }}{R f f}
\end{aligned}
$$

## Tsense Network

A temperature sense inputs is provided for the multiphase rail. A precision current is sourced out the output of the TSENSE pin to generate a voltage on the temperature sense networks. The voltages on the temperature sense inputs are sampled by the internal A/D converter. A 100k NTC similar to the Murata NCP15WF104E03RC should be used.

Rcomp1 in the following Figure is optional, and can be used to slightly change the hysteresis. See the specification table for the thermal sensing voltage thresholds and source current.


Figure 13. TSense Network

## PWM Comparators

The noninverting input of each comparator (one for each phase) is connected to the summation of the error amplifier output (COMP) and each phase current (IL*DCR*Phase Balance Gain Factor). The inverting input is connected to the triangle ramp voltage of that phase. The output of the comparator generates the PWM output. During steady state PS0 operation, the main rail PWM pulses are centered on the valley of the triangle ramp waveforms and both edges of the PWM signals are modulated. During a transient event, the duty cycle can increase rapidly as the error amp signal increases with respect to the ramps, to provide a highly linear and proportional response to the step load.

Normally, the NCP81266 operates as an 6 phase main rail and 2 phase auxiliary rail PWM controller. The NCP81266 can be configured to use fewer phases or disable rails as required. During start-up, the number of operational phases and their phase relationship is determined by the internal circuitry monitoring the CSP pins. Phases are disabled by tying the respective CSP pin to Vcc. For example, to disable three phases on the six phase rail connect CSP4 to Vcc to disable PWM4, PWM5 and PWM6. Table 11 shows how the CSP and associated pins should be connected for different configurations.

Table 11. PHASE CONFIGURATION

| Configuration | Phase Configuration | Programming Pin CSPx | Unused Pins |
| :---: | :---: | :--- | :--- |
| 1 | $6+2$ | All CSP pins are connected normally |  |
| 2 | $6+0$ | CSP1A connected to Vcc through a 2K resistor. All <br> other CSP pins connected normally. | Float: CSP2A, PWM1A, PWM2A, <br> DIFFA, COMPA, CSCOMPA, <br> CSNAx <br> Ground: IOUTA, FBA, CSSUMA, <br> CSREFA, VSPA, TSENSEA |
| 3 | $4+2$ | CSP5 connected to Vcc through a 2K resistor. CSP4 <br> to CSP 1 pins connected normally | Float: CSP6 |
| 4 | $3+2$ | CSP4 connected to Vcc through a 2K resistor. CSP3 <br> to CSP1 pins connected normally | Float: CSP6, CSP5 |
| 5 | $6+1$ | CSP1 to CSP6 and CSP1A pins connected normal- <br> ly. CSP2A connected to Vcc through a 2K resistor |  |

## FAULT PROTECTION

## Over Current Protection (OCP)

A programmable total phase current limit is provided that is decreased when not operating in PS0 mode. This limit is programmed with a resistor between the CSCOMP and ILIM pins. The current from the ILIM pin to this resistor is compared to the ILIM Threshold Currents (ICL0, ICLM0, ICL1, and ICLM1). When the $2-$ phase rail is operating in

PSO, if the ILIM pin current exceeds ICL0, an internal latch-off timer starts.

If the fault is not removed, the controller shuts down when the timer expires. If the current into the pin exceeds ICLM0, the controller shuts down immediately. When operating in PS1, PS2, or PS3, the ILIM pin current limits are ICL1 and ICLM1. To recover from an OCP fault, the EN pin or VCC voltage must be cycled low.

## Input Under-voltage Lockouts (UVLO)

The VR monitors the VCC supply as well as the VRMP pin voltage. Hysteresis is incorporated within these monitors.

## Output Under Voltage Monitor (UVM)

The multiphase phase rail output voltage is monitored for under voltage at the output of the differential amplifier. If the multiphase-phase rail output falls more than VUVM below the DAC-DROOP voltage, the UVM comparator will trip sending the VR_RDY signal low.

## Output Over Voltage Protection

The multiphase phase output voltage is monitored for OVP at the output of the differential amplifier and also at the CSREF pin. During normal operation, if an output voltage
exceeds the DAC voltage by VOVP, the VR_RDY flag goes low, and the DAC voltage of the overvoltage rail will be slowly ramped down to 0 V to avoid producing a negative output voltage. At the same time, the PWM outputs of the overvoltage rail are sent low. The PWM output will pulse to mid-level during the DAC ramp down period if the output decreases below the DAC + OVP Threshold as DAC decreases. When the DAC gets to zero, the PWMs will be held low, and the VR will stay in this mode until the VCC voltage or EN is toggled.

## Absolute OVP

During start up, the OVP threshold is set to the Absolute Over Voltage Threshold. This allows the controller to start up without false triggering OVP.


Figure 14. OVP Threshold Behavior


Figure 15. OVP Behavior at Start-up


Figure 16. OVP during Normal Operation Mode

## Serial VID Interface (SVID)

The Serial VID Interface (SVID Interface) is a 3 wire digital interface used to transfer power management information between the CPU (Master) and the VR controller (Slave). The 3 wires are clock (SCLK), data (SDIO) and ALERT\#. The SCLK is unidirectional and generated by the master. The SDIO is bi-directional, used

for transferring data from the microprocessor to the VR controller and from the VR controller to the CPU. The ALERT\# is an open drain output from the VR controller to signal to the master that the Status Register should be read.

Refer to the relevant Intel document for SVID routing and pull-up topologies.

The SVID bus will operate at a max frequency of 43 MHz .
VR Driving, Single Data Rate


Tco_VR = clock to data delay in VR
tsu $=$ T $-2 *$ Tfly - Tco_VR
thld $=2^{*}$ Tfly $+T_{c o n}$ VR
Tfly propagation time on Serial VID bus

Figure 17. SVID Timing Diagram

Table 12. SLEW RATE

| Option | SVID <br> Command Code | Feature Description | Register Address (Indicating the <br> slew rate of VID code change) |
| :---: | :---: | :---: | :---: |
| SetVID_Fast | 01 h | $10 \mathrm{mV} / \mu \mathrm{s}$ or $30 \mathrm{mV} / \mu \mathrm{s}$ VID code change slew rate | 24 h |
| SetVID_Slow | 02 h | $=1 / 2$ of SetVID_Fast VID code change slew rate | 25 h |
| SetVID_Decay | 03 h | No control, VID code down | $\mathrm{N} / \mathrm{A}$ |

Table 13. SVID REGISTER MAP

| Index | Name | Description | Access | Default 00h | PSYS ODh |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | Vendor ID | Uniquely identifies the VR vendor. The vendor ID assigned by Intel to ON Semiconductor is $0 \times 1 \mathrm{Ah}$ | R | 1Ah | 1Ah |
| 01h | Product ID | Uniquely identifies the VR product. The VR vendor assigns this number. | R | 26h | 26h |
| 02h | Product Revision | Uniquely identifies the revision or stepping of the VR control IC. The VR vendor assigns this data. | R | 00h | 00h |
| 05h | Protocol ID | Identifies the SVID Protocol the controller supports | R | 05h | 05h |
| 06h | Capability | Informs the Master of the controller's Capabilities, $1=$ supported, $0=$ not supported | R | D7h | N/A |
|  |  | Bit $7=$ lout format. Bit $7=0$ when $1 \mathrm{~A}=1 \mathrm{LSB}$ of Reg 15h. Bit $7=1$ when Reg 15 FFh = Icc_Max. Default = 1 |  |  |  |
|  |  | Bit $6=$ ADC Measurement of Temp Supported = 1 |  |  |  |
|  |  | Bit $5=$ ADC Measurement of Pin Supported $=0$ |  |  |  |
|  |  | Bit 4 = ADC Measurement of Vin Supported = 1 |  |  |  |
|  |  | Bit 3 = ADC Measurement of lin Supported $=0$ |  |  |  |
|  |  | Bit $2=$ ADC Measurement of Pout Supported $=1$ |  |  |  |
|  |  | Bit 1 = ADC Measurement of Vout Supported $=1$ |  |  |  |
|  |  | Bit $0=$ ADC Measurement of lout Supported = 1 |  |  |  |
| 10h | Status_1 | Data register read after the ALERT\# signal is asserted. Conveying the status of the VR. | R | 00h | 00h |
| 11h | Status_2 | Data register showing optional status_2 data. | R | 00h | 00h |
| 12h | Temp zone | Data register showing temperature zones the system is operating in | R | 00h | N/A |
| 15h | I_out | 8 bit binary word ADC of current. This register reads 0xFF when the output current is at Icc_Max | R | 01h | N/A |
| 16h | V_out | 8 bit binary word ADC of output voltage, measured between VSP and VSN. LSB size is 8 mV | R | 01h | N/A |
| 17h | VR_Temp | 8 bit binary word ADC of voltage. Binary format in deg C, IE 100C=64h. A value of 00h indicates this function is not supported. To get accurate temperature, specific Tsense network is required. Place one NTC and one normal resister in parallel. NTC uses $100 \mathrm{k} \Omega$ under $25^{\circ} \mathrm{C}$ and B25/50 approximates 4250. Use $20 \mathrm{k} \Omega$ for parallel resister. | R | 00h | N/A |
| 18h | P_out | 8 bit binary word representative of output power. The output voltage is multiplied by the output current value and the result is stored in this register. A value of 00 h indicates this function is not supported | R | 01h | N/A |
| 1Ah | V_in | 8 bit binary word ADC of voltage. Input voltage is (1Ah-2)/7, unit is Volt. Full scale voltage is approximate 36 V . | R | 00h | N/A |
| 1Bh | Input Power | Required for Input Power Domain Address 0Dh | R | N/A | 00h |
| 1Ch | Status2_last read | When the status 2 register is read its contents are copied into this register. The format is the same as the Status 2 Register. | R | 00h |  |
| 21h | Icc_Max | Data register containing the Icc_Max the platform supports. The value is measured on the ICCMAX pin on power up and placed in this register. From that point on the register is read only. | R | 00h | N/A |
| 22h | Temp_Max | Data register containing the max temperature the platform supports and the level VR_HOT\# asserts. This value defaults to $100^{\circ} \mathrm{C}$ and programmable over the SVID Interface | R/W | 6Ah | N/A |

Table 13. SVID REGISTER MAP

| Index | Name | Description | Access | Default 00h | PSYS ODh |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 24h | SR_fast | Slew Rate for SetVID_fast commands. Binary format in $\mathrm{mV} / \mathrm{us}$. | R | $10 \mathrm{mV} / \mathrm{us}$ or $30 \mathrm{mV} / \mu \mathrm{s}$ | N/A |
| 25h | SR_slow | Slew Rate for SetVID_slow commands. It is 16, 8, 4 or 2 times slower than the SR_fast rate. Binary format in $\mathrm{mV} / \mathrm{us}$. FAST/2 is default for IMVP8 | R | 1/2 fast | N/A |
| 26h | VBOOT | The VBOOT is resistor programmed at startup. The controller will ramp to VBOOT and hold at VBOOT until it receives a new SVID SetVID command to move to a different voltage. | R | xxh | N/A |
| 2Ah | SR_Slow selector | Fast_SR/2 | R/W | 01h | N/A |
|  |  | Fast_SR/4 |  |  |  |
|  |  | Fast_SR/8 |  |  |  |
|  |  | Fast_SR/16 |  |  |  |
| 2Bh | PS4 exit latency | Reflects the latency of exiting PS4 state. The exit latency is defined as the time duration, in $\mu \mathrm{s}$, from the ACK of the SETVID Slow/Fast command to the output voltage beginning to ramp | R | 8Ch | N/A |
| 2Ch | PS3 exit latency | Reflects the latency of exiting PS3 state. The exit latency is defined as the time duration, in $\mu \mathrm{s}$, from the ACK of the SETVID/SetPS command until the controller is capable of supplying max current of the command PS state. | R | 55h | N/A |
| 2Dh | EN to Ready for SVID command (TA) | Reflects the latency from enable assertion to the VR controller being ready to accept SVID commands. | R | CAh | N/A |
| 2Eh | PIN Max | Input Power max for input power sensor |  |  |  |
| 2Fh | Pin _Alert _Th | Input Power Alert Threshold |  |  |  |
| 30h | Vout_Max | Programmed by master and sets the maximum VID the VR will support. If a higher VID code is received, the VR should respond with "not supported" acknowledge. IMVP8 VID format. | RW | FBh | N/A |
| 31h | VID setting | Data register containing currently programmed VID voltage. VID data format. | RW | xxh | N/A |
| 32h | Pwr State | Register containing the current programmed power state. | RW | 00h | N/A |
| 33h | Offset | Sets offset in VID steps added to the VID setting for voltage margining. Bit 7 is sign bit, $0=$ positive margin, 1 = negative margin. Remaining 7 BITS are \# VID steps for margin 2s complement. | RW | 00h | N/A |
|  |  | 00h= no margin |  |  |  |
|  |  | 01h $=+1$ VID step |  |  |  |
|  |  | 02h= +2 VID steps |  |  |  |
|  |  | FFh= 1 VID step |  |  |  |
|  |  | FEh= -2 VID steps. |  |  |  |
| 34h | Multi VR config | Bit mapped data register that configures multiple VRs behavior on the same bus and can be programmed to reset behavior of VR_Ready under 0.0 V VID command. | RW | 00h |  |
| 35h | Set Reg Addrs | Write address pointer for main addr space | RW | 35h | N/A |
| 42h | IVID1_VID | VID for max current from IVID1_I | RW | 00h | N/A |
| 43h | IVID1_I | Max current for IVID1_VID $\geq$ VID setting $\geq$ IVID2_VID | RW | 00h | N/A |
| 44h | IVID2_VID | VID for max current from IVID2_I | RW | 00h | N/A |
| 45h | IVID2_I | Max current for IVID2_VID $\geq$ VID setting $\geq$ IVID3_VID | RW | 00h | N/A |
| 46h | IVID3_VID | VID for max current from IVID3_I | RW | 00h | N/A |
| 47h | IVID3_I | Max current for IVID3_VID $\geq$ VID setting | RW | 00h | N/A |

Table 14. IMVP8 VID TABLE

| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 | 01 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.255 | 02 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0.26 | 03 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.265 | 04 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0.27 | 05 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0.275 | 06 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0.28 | 07 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0.285 | 08 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0.29 | 09 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0.295 | OA |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0.3 | OB |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0.305 | OC |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0.31 | OD |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0.315 | OE |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0.32 | OF |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.325 | 10 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0.33 | 11 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0.335 | 12 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0.34 | 13 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0.345 | 14 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0.35 | 15 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0.355 | 16 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0.36 | 17 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0.365 | 18 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0.37 | 19 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0.375 | 1A |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0.38 | 1B |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0.385 | 1C |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0.39 | 1D |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0.395 | 1 E |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0.4 | 1 F |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0.405 | 20 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0.41 | 21 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0.415 | 22 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0.42 | 23 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0.425 | 24 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0.43 | 25 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0.435 | 26 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0.435 | 26 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0.44 | 27 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0.445 | 28 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0.45 | 29 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0.455 | 2A |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0.46 | 2 B |

Table 14. IMVP8 VID TABLE

| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0.465 | 2 C |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0.47 | 2D |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0.475 | 2E |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0.48 | 2 F |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0.485 | 30 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0.49 | 31 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0.495 | 32 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0.5 | 33 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0.505 | 34 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0.51 | 35 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0.515 | 36 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0.52 | 37 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0.525 | 38 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0.53 | 39 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0.535 | 3 A |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0.54 | 3B |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0.545 | 3C |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0.55 | 3D |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0.555 | 3E |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0.56 | 3F |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0.565 | 40 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0.57 | 41 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0.575 | 42 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0.58 | 43 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0.585 | 44 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0.59 | 45 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0.595 | 46 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0.6 | 47 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0.605 | 48 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0.61 | 49 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0.615 | 4A |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0.62 | 4B |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0.625 | 4C |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0.63 | 4D |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0.635 | 4E |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0.64 | 4F |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0.645 | 50 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0.65 | 51 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0.655 | 52 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0.66 | 53 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0.665 | 54 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0.67 | 55 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0.675 | 56 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0.68 | 57 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0.685 | 58 |

Table 14. IMVP8 VID TABLE

| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0.69 | 59 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0.695 | 5A |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0.7 | 5B |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0.705 | 5 C |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0.71 | 5D |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0.715 | 5E |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0.72 | 5 F |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0.725 | 60 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0.73 | 61 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0.735 | 62 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0.74 | 63 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0.745 | 64 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0.75 | 65 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0.755 | 66 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0.76 | 67 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0.765 | 68 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0.77 | 69 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0.775 | 6A |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0.78 | 6B |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0.785 | 6C |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0.79 | 6D |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0.795 | 6E |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0.8 | 6 F |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0.805 | 70 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0.81 | 71 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0.815 | 72 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0.82 | 73 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0.825 | 74 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0.83 | 75 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0.835 | 76 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0.84 | 77 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0.845 | 78 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0.85 | 79 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0.855 | 7A |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0.86 | 7B |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0.865 | 7 C |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0.87 | 7D |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0.875 | 7E |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0.88 | 7F |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.885 | 80 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.89 | 81 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.895 | 82 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0.9 | 83 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0.905 | 84 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0.91 | 85 |

Table 14. IMVP8 VID TABLE

| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0.915 | 86 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0.92 | 87 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0.925 | 88 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0.93 | 89 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0.935 | 8A |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0.94 | 8B |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0.945 | 8C |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0.95 | 8D |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0.955 | 8E |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0.96 | 8F |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0.965 | 90 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0.97 | 91 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0.975 | 92 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0.98 | 93 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0.985 | 94 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0.99 | 95 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0.995 | 96 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 97 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1.005 | 98 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1.01 | 99 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1.015 | 9A |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1.02 | 9B |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1.025 | 9 C |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1.03 | 9D |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1.035 | 9E |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1.04 | 9 F |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1.045 | A0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1.05 | A1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1.055 | A2 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1.06 | A3 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1.065 | A4 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1.07 | A5 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1.075 | A6 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1.08 | A7 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1.085 | A8 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1.09 | A9 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1.095 | AA |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1.1 | AB |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1.105 | AC |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1.11 | AD |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1.115 | AE |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1.12 | AF |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1.125 | B0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1.13 | B1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1.135 | B2 |

Table 14. IMVP8 VID TABLE

| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1.14 | B3 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1.145 | B4 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1.15 | B5 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1.155 | B6 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1.16 | B7 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1.165 | B8 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1.17 | B9 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1.175 | BA |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1.18 | BB |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1.185 | BC |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1.19 | BD |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1.195 | BE |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1.2 | BF |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1.205 | C0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1.21 | C1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1.215 | C2 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1.22 | C3 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1.225 | C4 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1.23 | C5 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1.235 | C6 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1.24 | C7 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1.245 | C8 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1.25 | C9 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1.255 | CA |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1.26 | CB |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1.265 | CC |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1.27 | CD |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1.275 | CE |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1.28 | CF |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1.285 | D0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1.29 | D1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1.295 | D2 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1.3 | D3 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1.305 | D4 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1.31 | D5 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1.315 | D6 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1.32 | D7 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1.325 | D8 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1.33 | D9 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1.335 | DA |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1.34 | DB |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1.345 | DC |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1.35 | DD |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1.355 | DE |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1.36 | DF |

Table 14. IMVP8 VID TABLE

| VID7 | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VIDO | Voltage (V) | HEX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1.365 | E0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1.37 | E1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1.375 | E2 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1.38 | E3 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1.385 | E4 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1.39 | E5 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1.395 | E6 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1.4 | E7 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1.405 | E8 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1.41 | E9 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1.415 | EA |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1.42 | EB |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1.425 | EC |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1.43 | ED |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1.435 | EE |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1.44 | EF |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1.445 | F0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1.45 | F1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1.455 | F2 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1.46 | F3 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1.465 | F4 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1.47 | F5 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1.475 | F6 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1.48 | F7 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1.485 | F8 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1.49 | F9 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1.495 | FA |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1.5 | FB |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1.505 | FC |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1.51 | FD |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1.515 | FE |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1.52 | FF |

## PACKAGE DIMENSIONS

QFN52 6x6, 0.4P
CASE 485BE
ISSUE B


## SOLDERING FOOTPRINT*


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative


[^0]:    This document contains information on a product under development. ON Semiconductor

