

# NCV47551

## LDO Regulator - Adjustable, Low Noise, Adjustable Current

### 3.3 V to 20 V


The NCV47551 is a low noise low output current integrated low dropout regulator designed for use in harsh automotive environments. It includes wide operating temperature and input voltage ranges. The device is offered with adjustable voltage versions available in 3% output voltage accuracy. It has a high peak input voltage tolerance and reverse input voltage protection. It also provides overcurrent protection, overtemperature protection and enable for control of the state of the output voltage. The integrated current sense feature provides diagnosis and system protection functionality. The current limit of the device is adjustable by resistor connected to CSO pin. Voltage on CSO pin is proportional to output current.

#### Features

- Adjustable Voltage Version (from 3.3 V to 20 V)  $\pm$  3% Output Voltage
- Enable Input (3.3 V Logic Compatible Thresholds)
- Adjustable Current Limit (from 100  $\mu$ A to 20 mA) with 10% Accuracy
- Protection Features:
  - ◆ Current Limitation
  - ◆ Thermal Shutdown
  - ◆ Reverse Input Voltage
- This is a Pb-Free Device

#### Typical Applications

- Microphone Power Supply
- Audio and Infotainment System
- Navigation
- Satellite Radio



C<sub>b</sub>\*, C<sub>noise</sub>\* – Optional for noise reduction.

**Figure 1. Application Schematic**  
(See Application Section for more details)




ON Semiconductor®

<http://onsemi.com>

#### MARKING DIAGRAM



SOIC-8  
SUFFIX D  
CASE 751




47551 = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package


#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

# NCV47551



**Figure 2. Simplified Block Diagram**



**Figure 3. Pin Connections (Top View)**

## PIN FUNCTION DESCRIPTION

Pin No. SOIC-8	Pin Name	Description
1	ADJ	Adjustable Voltage Setting Input. See Application Section for more details.
2	GND	Power Supply Ground.
3	EN	Enable Input; low level disables the IC.
4	CSO	Current Sense Output, Current Limit setting and Output Current value information. See Application Section for more details.
5	V <sub>in</sub>	Positive Power Supply Input.
6	NR	Noise Reduction Input. Connect either external capacitor for decreasing noise or must be left unconnected.
7	NC	Not Connected.
8	V <sub>out</sub>	Regulated Output Voltage.

# NCV47551

## ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Input Voltage DC	$V_{in}$	-42	45	V
Enable Input Voltage	$V_{EN}$	-42	45	V
Adjustable Input Voltage	$V_{ADJ}$	-0.3	10	V
CSO Voltage	$V_{CSO}$	-0.3	7	V
Noise Reduction Input Voltage	$V_{NR}$	-0.3	7	V
Output Voltage	$V_{out}$	-1	40	V
Junction Temperature	$T_J$	-40	150	°C
Storage Temperature	$T_{STG}$	-55	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## ESD CAPABILITY (Note 1)

Rating	Symbol	Min	Max	Unit
ESD Capability, Human Body Model	ESD <sub>HBM</sub>	-2	2	kV
ESD Capability, Machine Model	ESD <sub>MM</sub>	-200	200	V

- This device series incorporates ESD protection and is tested by the following methods:  
 ESD Human Body Model tested per AEC-Q100-002 (JS-001-2010)  
 ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)

## LEAD SOLDERING TEMPERATURE AND MSL (Note 2)

Rating	Symbol	Min	Max	Unit
Moisture Sensitivity Level	MSL	1		-
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions	$T_{SLD}$	-	265 peak	°C

- For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

## THERMAL CHARACTERISTICS (Note 3)

Rating	Symbol	Value	Unit
Thermal Characteristics			°C/W
Thermal Resistance, Junction-to-Air (Note 4)	$R_{\theta JA}$	133	
Thermal Reference, Junction-to-Lead (Note 4)	$R_{\psi JL}$	76	

- Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- Values based on copper area of 645 mm<sup>2</sup> (or 1 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

## RECOMMENDED OPERATING RANGES

Rating	Symbol	Min	Max	Unit
Input Voltage (Note 5)	$V_{in}$	4.4	40	V
Nominal Output Voltage	$V_{out\_nom}$	3.3	20	V
Output Current Limit (Note 6)	$I_{LIM}$	0.1	20	mA
Junction Temperature	$T_J$	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- Minimum  $V_{in} = 4.4$  V or ( $V_{out\_nom} + 1$  V), whichever is higher.
- Corresponding  $R_{CSO}$  is in range from 25.5 k $\Omega$  down to 127.5  $\Omega$ .

# NCV47551

**ELECTRICAL CHARACTERISTICS**  $V_{in} = 13.5\text{ V}$ ,  $V_{EN} = 3.3\text{ V}$ ,  $R_{CSO} = 0\ \Omega$ ,  $C_{CSO} = 1\ \mu\text{F}$ ,  $C_{in} = 1\ \mu\text{F}$ ,  $C_{out} = 10\ \mu\text{F}$ ,  $ESR = 1.5\ \Omega$ , Min and Max values are valid for temperature range  $-40^{\circ}\text{C} \leq T_J \leq +150^{\circ}\text{C}$  unless noted otherwise and are guaranteed by test, design or statistical correlation. Typical values are referenced to  $T_J = 25^{\circ}\text{C}$ . Output Current  $I_{out}$  is the current out of pin including current through the resistor divider  $R_1$  and  $R_2$ . (Note 7)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------	-----------------	--------	-----	-----	-----	------

## REGULATOR OUTPUT

Output Voltage (Accuracy %) (Note 8)	$V_{in} = V_{in\_min}$ to 40 V $I_{out} = 0.1\text{ mA}$ to 20 mA	$V_{out}$	-3	-	+3	%
Line Regulation (Note 8)	$V_{in} = V_{in\_min}$ to ( $V_{out\_nom} + 20\text{ V}$ ) $I_{out} = 0.1\text{ mA}$	$Reg_{line}$	-	0.1	1.0	%
Load Regulation	$I_{out} = 0.1\text{ mA}$ to 20 mA $V_{in} = (V_{out\_nom} + 8.5\text{ V})$	$Reg_{load}$	-	0.2	1.4	%
Dropout Voltage (Note 9)	$I_{out} = 10\text{ mA}$ , $V_{out\_nom} = 5\text{ V}$ $V_{DO} = V_{in} - V_{out}$	$V_{DO}$	-	210	500	mV

## DISABLE AND QUIESCENT CURRENTS

Disable Current	$V_{EN} = 0\text{ V}$	$I_{DIS}$	-	0.075	10	$\mu\text{A}$
Quiescent Current, $I_q = I_{in} - I_{out}$	$I_{out} = 0.1\text{ mA}$ , $V_{in} = (V_{out\_nom} + 8.5\text{ V})$	$I_q$	-	265	380	$\mu\text{A}$
Quiescent Current, $I_q = I_{in} - I_{out}$	$I_{out} = 1\text{ mA}$ , $V_{in} = (V_{out\_nom} + 8.5\text{ V})$	$I_q$	-	1.45	3	mA

## CURRENT LIMIT PROTECTION

Current Limit	$V_{out} = 0.9 \times V_{out\_nom}$ , $V_{in} = (V_{out\_nom} + 8.5\text{ V})$	$I_{LIM}$	20	-	50	mA
---------------	--	-----------	----	---	----	----

## PSRR AND NOISE

Power Supply Ripple Rejection (Note 10)	$I_{out} = 1\text{ mA}$ , $R_1 = 82\text{ k}\Omega$ , $R_2 = 27\text{ k}\Omega$ $C_{in} = \text{none}$ , $C_b = 10\text{ nF}$ , $C_{noise} = 10\text{ nF}$ $f = 100\text{ Hz}$ , $0.5\text{ V}_{p-p}$ $f = 1\text{ kHz}$ , $0.5\text{ V}_{p-p}$	PSRR	-	85	-	dB
Output Noise Voltage (Note 10)	$I_{out} = 1\text{ mA}$ , $R_1 = 82\text{ k}\Omega$ , $R_2 = 27\text{ k}\Omega$ , $C_b = 10\text{ nF}$ $f = 10\text{ Hz}$ to 100 kHz, $C_{noise} = \text{none}$ $f = 10\text{ Hz}$ to 100 kHz, $C_{noise} = 10\text{ nF}$ $f = 20\text{ Hz}$ to 20 kHz, $C_{noise} = 10\text{ nF}$	$V_n$	-	60	-	$\mu\text{V}_{rms}$
			-	23	-	
			-	20	-	

## ENABLE

Enable Input Threshold Voltage Logic Low (OFF) Logic High (ON)	$V_{out} \leq 0.1\text{ V}$ $V_{out} \geq 0.9 \times V_{out\_nom}$	$V_{th(EN)}$	0.99	1.8	-	V
Enable Input Current	$V_{EN} = 3.3\text{ V}$	$I_{EN}$	2	8	20	$\mu\text{A}$
Turn On Time from ENABLE ON to 90% of $V_{out\_nom}$	$I_{out} = 1\text{ mA}$ $R_1 = 82\text{ k}\Omega$ , $R_2 = 27\text{ k}\Omega$ $C_b = 10\text{ nF}$ , $C_{noise} = 10\text{ nF}$	$t_{on}$	-	2.8	-	ms

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_A \approx T_J$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
- $V_{in\_min} = 4.4\text{ V}$  or  $(V_{out\_nom} + 1\text{ V})$ , whichever is higher.
- Measured when the output voltage  $V_{out}$  has dropped - 2% from the nominal value obtained at  $V_{in} = V_{out\_nom} + 8.5\text{ V}$ .
- Values based on design and/or characterization.
- Not guaranteed in dropout.
- $I_{CSO}$  current at no load includes also mirrored current of resistor divider ( $I_{div} = V_{out} / (R_1 + R_2)$ ).

# NCV47551

**ELECTRICAL CHARACTERISTICS**  $V_{in} = 13.5\text{ V}$ ,  $V_{EN} = 3.3\text{ V}$ ,  $R_{CSO} = 0\ \Omega$ ,  $C_{CSO} = 1\ \mu\text{F}$ ,  $C_{in} = 1\ \mu\text{F}$ ,  $C_{out} = 10\ \mu\text{F}$ ,  $ESR = 1.5\ \Omega$ , Min and Max values are valid for temperature range  $-40^{\circ}\text{C} \leq T_J \leq +150^{\circ}\text{C}$  unless noted otherwise and are guaranteed by test, design or statistical correlation. Typical values are referenced to  $T_J = 25^{\circ}\text{C}$ . Output Current  $I_{out}$  is the current out of pin including current through the resistor divider  $R_1$  and  $R_2$ . (Note 7)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------	-----------------	--------	-----	-----	-----	------

## OUTPUT CURRENT SENSE

CSO Voltage Level at Current Limit	$V_{out} = 0.9 \times V_{out\_nom}$ , ( $V_{out\_nom} = 5\text{ V}$ ) $R_{CSO} = 220\ \Omega$	$V_{CSO\_lim}$	2.346 (-8 %)	2.55	2.754 (+8 %)	V
CSO Transient Voltage Level	$C_{CSO} = 4.7\ \mu\text{F}$ , $R_{CSO} = 220\ \Omega$ $I_{out}$ pulse from 0.1 mA to 20 mA, $t_r = 1\ \mu\text{s}$	$V_{CSO}$	-	-	3.3	V
Output Current to CSO Current Ratio (Note 11)	$V_{CSO} = 2\text{ V}$ $I_{out} = 0.1\text{ mA}$ to 20 mA, ( $V_{out\_nom} = 5\text{ V}$ )	$I_{out}/I_{CSO}$	- (-10%)	(1/1)	- (+10%)	-
CSO Current at no Load Current (Note 12)	$V_{CSO} = 0\text{ V}$ $R_1 = 82\text{ k}\Omega$ , $R_2 = 27\text{ k}\Omega$ , $C_b = 10\text{ nF}$	$I_{CSO\_off}$	-	47	60	$\mu\text{A}$

## THERMAL SHUTDOWN

Thermal Shutdown Temperature (Note 10)	$I_{out} = 1\text{ mA}$	$T_{SD}$	150	-	195	$^{\circ}\text{C}$
--	-------------------------	----------	-----	---	-----	--------------------

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at  $T_A \approx T_J$ . Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
8.  $V_{in\_min} = 4.4\text{ V}$  or ( $V_{out\_nom} + 1\text{ V}$ ), whichever is higher.
9. Measured when the output voltage  $V_{out}$  has dropped - 2% from the nominal value obtained at  $V_{in} = V_{out\_nom} + 8.5\text{ V}$ .
10. Values based on design and/or characterization.
11. Not guaranteed in dropout.
12.  $I_{CSO}$  current at no load includes also mirrored current of resistor divider ( $I_{div} = V_{out} / (R_1 + R_2)$ ).

TYPICAL CHARACTERISTICS




Figure 4. Reference Voltage vs. Temperature




Figure 5. Quiescent Current vs. Input Voltage




Figure 6. Reference Voltage vs. Input Voltage




Figure 7. Input Current vs. Input Voltage (Reverse Input Voltage)




Figure 8. Dropout vs. Output Current




Figure 9. Output Current Limit vs. Input Voltage

TYPICAL CHARACTERISTICS




Figure 10. Output Current Limit vs.  $R_{CSO}$




Figure 11. Output Current (% of  $I_{LIM}$ ) vs. CSO Voltage




Figure 12. Quiescent Current vs. Output Current (Low Load)




Figure 13. Quiescent Current vs. Output Current (High Load)




Figure 14. Output Current to CSO Current Ratio vs. Output Current




Figure 15. Output Current to CSO Current Ratio vs. Output Current (In Dropout)

TYPICAL CHARACTERISTICS




Figure 16. Output Capacitor Stability Region vs. Output Current




Figure 17. Noise vs. Frequency




Figure 18. PSRR vs. Frequency



## DEFINITIONS

### General

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

### Output voltage

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

### Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

### Load Regulation

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

### Dropout Voltage

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output voltage  $V_{out}$  has dropped  $-2\%$  from the nominal value obtained at  $V_{in} = V_{out\_nom} + 8.5\text{ V}$ . The junction temperature, load current, and minimum input supply requirements affect the dropout level.

### Quiescent and Disable Currents

Quiescent Current ( $I_q$ ) is the difference between the input current (measured through the LDO input pin) and the output load current. If Enable pin is set to LOW the regulator

reduces its internal bias and shuts off the output, this term is called the disable current ( $I_{DIS}$ ).

### Current Limit

Current Limit is value of output current by which output voltage drops below 90% of its nominal value.

### PSRR

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

### Line Transient Response

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

### Load Transient Response

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low-load and high-load conditions.

### Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically  $175^\circ\text{C}$ , the regulator turns off. This feature is provided to prevent failures from accidental overheating.

### Maximum Package Power Dissipation

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

APPLICATIONS INFORMATION

**Circuit Description**

The NCV47551 is an integrated low dropout regulator that provides a regulated voltage at 20 mA to the output. It is enabled with an input to the enable pin. The regulator voltage is provided by a PNP pass transistor controlled by an error amplifier with a bandgap reference, which gives it the lowest possible dropout voltage. The output current capability is 20 mA, and the base drive quiescent current is controlled to prevent oversaturation when the input voltage is low or when the output is overloaded. The integrated current sense feature provides diagnosis and system protection functionality. The current limit of the device is adjustable by resistor connected to CSO pin. Voltage on CSO pin is proportional to output current. The regulator is protected by both current limit and thermal shutdown. Thermal shutdown occurs above 150°C to protect the IC during overloads and extreme ambient temperatures.

**Regulator**

The error amplifier compares the reference voltage to a sample of the output voltage (V<sub>out</sub>) and drives the base of a PNP series pass transistor via a buffer. The reference is a bandgap design to give it a temperature-stable output. Saturation control of the PNP is a function of the load current and input voltage. Oversaturation of the output power device is prevented, and quiescent current in the ground pin is minimized.

**Regulator Stability Considerations**

The input capacitor (C<sub>in</sub>) is necessary to stabilize the input impedance to avoid voltage line influences. The output capacitor (C<sub>out</sub>) helps determine three main characteristics of a linear regulator: startup delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturer’s data sheet usually provides this information. The value for the output capacitor C<sub>out</sub>, shown in Figure 1 should work for most applications; see also Figure 14 for output stability at various load and Output Capacitor ESR conditions. Stable region of ESR in Figure 14 shows ESR values at which the LDO output voltage does not have any permanent oscillations at any dynamic changes of output load current. Marginal ESR is the value at which the output voltage waving is fully damped during four periods after the load change and no oscillation is further observable.

ESR characteristics were measured with ceramic capacitors and additional series resistors to emulate ESR. Low duty cycle pulse load current technique has been used to maintain junction temperature close to ambient temperature.

**Enable Input**

The enable pin is used to turn the regulator on or off. By holding the pin down to a voltage less than 0.99 V, the output of the regulator will be turned off. When the voltage on the enable pin is greater than 2.31 V, the output of the regulator will be enabled to power its output to the regulated output voltage. The enable pin may be connected directly to the input pin to give constant enable to the output regulator.

**Setting the Output Voltage**

The output voltage range can be set between 3.3 V and 20 V. This is accomplished with an external resistor divider feeding back the voltage to the IC back to the error amplifier by the voltage adjust pin ADJ. The internal reference voltage is set to a temperature stable reference (V<sub>REF1</sub>) of 1.265 V. The output voltage is calculated from the following formula. Ignoring the bias current into the ADJ pin:

$$V_{out\_nom} = V_{REF1} \left( 1 + \frac{R_1}{R_2} \right) \quad (eq. 1)$$

Use R<sub>2</sub> < 50 kΩ to avoid significant voltage output errors due to ADJ bias current.

Designers should consider the tolerance of R<sub>1</sub> and R<sub>2</sub> during the design phase.

**Setting the Output Current Limit**

The output current limit can be set between 0.1 mA and 20 mA by external resistor R<sub>CSO</sub> (see Figure 1). Capacitor C<sub>CSO</sub> from range 1 μF to 4.7 μF in parallel with R<sub>CSO</sub> is required for stability of current limit control circuitry (see Figure 1).

$$V_{CSO} = I_{out} \times R_{CSO} \quad (eq. 2)$$

$$I_{LIM} = \frac{2.55}{R_{CSO}} \quad (eq. 3)$$

$$R_{CSO} = \frac{2.55}{I_{LIM}} \quad (eq. 4)$$

Where

- R<sub>CSO</sub> – current limit setting resistor
- V<sub>CSO</sub> - voltage at CSO pin proportional to I<sub>out</sub>
- I<sub>LIM</sub> – current limit value
- I<sub>out</sub> – output current actual value

CSO pin provides information about output current actual value. The CSO voltage is proportional to output current according to Equation 2.

Once output current reaches its limit value (I<sub>LIM</sub>) set by external resistor R<sub>CSO</sub> than voltage at CSO pin is typically 2.55 V. Calculations of I<sub>LIM</sub> or R<sub>CSO</sub> values can be done using equations Equations 3 and 4, respectively.

Designers should consider the tolerance of R<sub>CSO</sub> during the design phase.

## NCV47551

### Thermal Considerations

As power in the NCV47551 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV47551 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV47551 can handle is given by:

$$P_{D(MAX)} = \frac{[T_{J(MAX)} - T_A]}{R_{\theta JA}} \quad (\text{eq. 5})$$




Figure 19. Thermal Resistance vs. PCB Copper Area

### ORDERING INFORMATION

Device	Output Voltage	Marking	Package	Shipping†
NCV47551DAJR2G	Adjustable	47551	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Since  $T_j$  is not recommended to exceed  $150^\circ\text{C}$ , then the NCV47551 in SO-8 soldered on  $645\text{ mm}^2$ , 1 oz copper area, FR4 can dissipate up to 0.94 W when the ambient temperature ( $T_A$ ) is  $25^\circ\text{C}$ . See Figure 19 for  $R_{\theta JA}$  versus PCB area. The power dissipated by the NCV47551 can be calculated from the following equations:

$$P_D \approx V_{in}(I_q @ I_{out}) + I_{out}(V_{in} - V_{out}) \quad (\text{eq. 6})$$

or

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \times I_{out})}{I_{out} + I_q} \quad (\text{eq. 7})$$


### Hints

$V_{in}$  and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV47551 and make traces as short as possible.

# NCV47551

## PACKAGE DIMENSIONS

SOIC-8 NB  
CASE 751-07  
ISSUE AK




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

**LITERATURE FULFILLMENT:**  
Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>  
For additional information, please contact your local Sales Representative