# This document, NCV7361/D is Not Recommended for New Design. Please refer to NCV7361A/D. 12/Oct/2004

# Voltage Regulator with Integrated LIN Transceiver

The NCV7361 consists of a low drop voltage regulator, 5.0 V/50 mA and a LIN bus transceiver. The LIN transceiver is suitable for LIN bus systems conforming to "LIN–Protocol Specification" rev. 1.3.

The combination of voltage regulator and bus transceiver make it ideal for a powerful and cheap slave node in a LIN Bus system.


#### Features

- Operating Voltage  $V_{SUP} = 5.5$  to 18 V
- Very Low Standby Current Consumption < 110 μA in Normal Mode (< 50 μA in Sleep Mode)</li>
- LIN-Bus Transceiver:
  - PNP-Bipolar Transistor Driver
  - Slew Rate Control and Wave Shaping for Best EMC Behavior
  - ◆ BUS Input Voltage –24 V to 30 V (Independent of V<sub>SUP</sub>)
  - ♦ Wake–Up Via LIN Bus
  - Baud Rate up to 20 kBaud
  - Compatible to LIN Specification 1.3
  - Compatible to ISO9141
- Wake–Up by LIN BUS and Startup Capable Independent of EN Voltage Level
- Linear Low Drop Voltage Regulator:
  - Output Voltage 5.0 V  $\pm 2\%$
  - Output Current Max. 50 mA
  - Output Current Limit
  - Overtemperature Shutdown
- Reset Time 100 ms and Reset Threshold Voltage 4.65 V
- CMOS Compatible Interface to Microcontroller
- Load Dump Protected (40 V Peak)
- Resistant Against Transient Pulses According to ISO 7637 at Pin  $V_{SUP}$  BUS and EN
- NCV Prefix for Automotive and Other Applications Requiring Site and Change Control



# ON Semiconductor®


http://onsemi.com





- L = Wafer Lot
- Y = Year
- W = Work Week


#### **PIN CONNECTIONS**



# ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCV7361D	SO-8	98 Units/Rail
NCV7361DR2	SO-8	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





#### PACKAGE PIN DESCRIPTION

Pin	Symbol	Description
1	V <sub>SUP</sub>	Supply voltage.
2	EN	Enable input controls the regulator. Active high.
3	GND	Ground
4	BUS	LIN bus line.
5	RxD	Receive output (push-pull to V <sub>OUT</sub> ).
6	TxD	Transmit input (pullup–input to V <sub>OUT</sub> ).
7	RESET	Reset output, active low (pullup to V <sub>OUT</sub> ).
8	V <sub>OUT</sub>	Regulator output 5.0 V/50 mA.

# **ELECTRICAL SPECIFICATIONS**

All voltages are referenced to ground (GND). Positive currents flow into the IC.

The maximum ratings (in accordance with IEC 134) given in the table below are limiting values that do not lead to a permanent damage of the device but exceeding any of

#### these limits may do so. Long term exposure to limiting values may affect the reliability of the device. Correct operating of the device can't be guaranteed if any of these limits are exceeded.

#### **OPERATING CONDITIONS**

Characteristic	Symbol	Min	Max	Unit
Supply Voltage	VSUP	5.25	18	V
Operating Ambient Temperature	T <sub>A</sub>	-40	+125	°C
Junction Temperature	TJ	_	+150	°C

#### **MAXIMUM RATINGS**

Rating	Symbol	Condition	Min	Мах	Unit
V <sub>SUP</sub>	V <sub>SUP</sub>	_	-1.0	30	V
		$T \leq 500 \text{ ms}$	-	40	
BUS	V <sub>BUS</sub>	-	-24	30	V
		$T \leq 500 \text{ ms}$	-	40	
Difference VSUP-V <sub>OUT</sub>	VSUP-V <sub>OUT</sub>	-	-0.3	40	V
EN	VINEN	-	-0.3	VSUP + 0.3	V
TxD, RxD, RESET	V <sub>IN</sub>	-	-0.3	V <sub>OUT</sub> + 0.3	V
EN, TxD, RxD, RESET	I <sub>IN</sub>	-	-25	25	mA
Short Circuit of Pin VSUP and $V_{\mbox{OUT}}$	I <sub>INSH</sub>	-	-500	500	mA
ESD Capability TxD Pin	ESD <sub>BUSHB</sub>	Human Body Model, 100 pF via 1.5 kΩ	-1.0	1.0	kV
ESD Capability on All Other Pins	ESD <sub>HB</sub>	Human Body Model, 100 pF via 1.5 kΩ	-2.0	2.0	kV
Junction Temperature	TJ	-	-	150	°C
Storage Temperature	T <sub>STG</sub>	-	-55	150	°C
Lead Temperature Soldering Reflow: (SMD styles only)	T <sub>sld</sub>	60 second maximum above 183°C –5°C/+0°C allowable conditions	-	240 peak	°C
		•		•	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

#### THERMAL RATINGS

Parameter	Test Conditions Typical Value				
SO–8 Package	Min-Pad Board (Note 1)	1.0 in Pad Board (Note 2)			
Junction–to–Tab (psi–JL2, $\Psi_{JLZ}$ ) (Note 3)	48	43	°C/W		
Junction–to–Ambient ( $R_{\theta JA}, \theta_{JA}$ )	183	120	°C/W		

1 oz copper, 54 mm<sup>2</sup> copper area, 0.062" thick FR4.
 2 oz copper, 714 mm<sup>2</sup> copper area, 0.062" thick FR4.

3. psi-JL2 temperature was made at foot of lead #2.

<b>ELECTRICAL CHARACTERISTICS</b> (5.25 V $\leq$ VSUP $\leq$ 18 V, -40°C $\leq$ 1	$T_A \leq 125^{\circ}C$ unless otherwise noted.)
---	--

Characteristic Symbol Conditi		Condition	Min	Тур	Max	Unit
GENERAL		•		•		
Supply Current with V <sub>OUT</sub> "No Load" (Note 4)	I <sub>Snl</sub>	V <sub>EN</sub> = V <sub>SUP</sub> = 12 V, V <sub>BUS</sub> > VSUP – 0.5 V, Pins 5 to 8 Open	-	-	110	μΑ
Supply Current, "Sleep Mode"	I <sub>Ssleep</sub>	$V_{SUP}$ = 12 V, $V_{EN}$ = 0 V, $V_{BUS}$ > $V_{SUP}$ - 0.5 V	-	35	50	μΑ
Thermal Shutdown (Note 5)	T <sub>jshutdown</sub>	_	155	-	175	°C
Thermal Recovery (Note 5)	T <sub>jrec</sub>	-	126	-	130	°C
/ <sub>out</sub>	·	·				•
Output Voltage	V <sub>OUTt</sub>	$5.5 \text{ V} \le \text{V}_{\text{SUP}} \le 18 \text{ V}$ 0 < I <sub>OUT</sub> < 50 mA	4.90	5.0	5.10	V
	V <sub>OUTh</sub>	V <sub>SUP</sub> > 18 V	4.90	5.0	5.25	V
	V <sub>OUTI</sub>	IV <sub>OUT</sub> = 20 mA, V <sub>SUP</sub> = 3.3 V	-	V <sub>SUP</sub> -V <sub>D</sub>	_	V
		IV <sub>OUT</sub> = 50 mA, V <sub>SUP</sub> = 3.3 V	-	V <sub>SUP</sub> -V <sub>D</sub>	-	V
Drop–Out Voltage (Note 6)	V <sub>D</sub>	IV <sub>OUT</sub> = 20 mA	-	-	150	mV
$V_D = V_{SUP} - V_{OUT}$		IV <sub>OUT</sub> = 50 mA	-	-	500	mV
Output Current	IV <sub>OUT</sub>	3.0 V < V <sub>SUP</sub> < 18 V V <sub>OUT</sub> = 0 V	50	-	150	mA
Load Capacity	Cload	Reference Figure 25	4.7	-	_	μF
ENABLE (EN)	·	·				•
Input Voltage Low	V <sub>ENL</sub>	-	-0.3	-	1.6	V
Input Voltage High	V <sub>ENH</sub>	-	2.5	-	VSUP +0.3	V
Hysteresis (Note 5)	V <sub>ENHYS</sub>	_	100	-	_	mV
Pulldown Current	I <sub>pdEN</sub>	V <sub>EN</sub> > V <sub>ENH</sub>	1.8	4.0	7.5	μΑ
		V <sub>EN</sub> < V <sub>ENL</sub>	70	100	130	μΑ
RESET	·	·				•
Output Voltage Low	V <sub>OL</sub>	I <sub>OUT</sub> = 1.0 mA, V <sub>SUP</sub> > 5.5 V	-	-	0.8	V
		10 k $\Omega$ RESET to V <sub>OUT</sub> V <sub>SUP</sub> = V <sub>OUT</sub> = 0.8 V	-	-	0.2	V
Pullup Current	I <sub>pu</sub>	-	-500	-375	-250	μΑ
RESET Threshold	V <sub>RES</sub>	Referred to $V_{OUT}$ , $V_{SUP} > 4.6 V$	4.5	4.65	4.8	V
Power-on-Reset Threshold (Note 5)	V <sub>POR</sub>	-	3.0	3.15	3.3	V

See Figure 5 for test setup.
 Not production tested, guaranteed by design and qualification.
 Measured when the output voltage has dropped 100 mV from the V<sub>SUP</sub> = 12 V nominal value.

# $\label{eq:expectation} \textbf{ELECTRICAL CHARACTERISTICS} \ (5.25 \ \text{V} \le \ \text{VSUP} \ \le \ 18 \ \text{V}, -40^{\circ}\text{C} \ \le \ T_A \ \le \ 125^{\circ}\text{C} \ \text{unless otherwise noted.})$

Characteristic Symbol		Condition	Min	Тур	Max	Unit	
LIN BUS INTERFACE						•	
Receive Threshold	V <sub>thr_rec</sub> , V <sub>thr_dom</sub>		0.4 *VSUP	-	0.6 *VSUP	V	
Receive Center Point V <sub>thr_cnt</sub> = (V <sub>thr_rec</sub> + V <sub>thr_dom</sub> )/2	V <sub>thr_cnt</sub>	$7.3 \text{ V} \leq \text{VSUP} \leq 18 \text{ V}$	0.475 *VSUP	0.5 *VSUP	0.525 *VSUP		
Receive Hysteresis V <sub>thr_hys</sub> = V <sub>thr_rec</sub> - V <sub>thr_dom</sub>	V <sub>thr_hys</sub>	_	0.12 *VSUP	0.135 *VSUP	0.15 *VSUP		
BUS Input Current (Recessive) (Note 7)	I <sub>INBUSR</sub>	$8.0 \leq V_{BUS} \leq 18$ V, $V_{SUP}$ = $V_{BUS}$ – 0.7 V, TxD = 4.5 V	-	-	20	μΑ	
BUS Input Current (Recessive)	-I <sub>INBUSR</sub>	$V_{SUP} = 0 V, V_{BUS} = -12 V$	-1.0	-	-	mA	
BUS Input Current (Recessive)	-I <sub>INBUSR</sub>	V <sub>SUP</sub> = Open, V <sub>BUS</sub> = -18 V	-1.0	-	-	mA	
BUS Pullup Resistor	R <sub>BUSpu</sub>	-	20	30	47	kΩ	
BUS Output Voltage (Dominant) (Note 7)	V <sub>BUSdom</sub>	$\begin{array}{l} 7.3 \leq V_{SUP} \leq 18 \text{ V}, \text{TxD} = 0 \text{ V}, \\ \text{R}_{\text{L}} = 500 \ \Omega \end{array}$	-	-	1.2	V	
BUS Output Voltage (Recessive) (Notes 7 and 8)	V <sub>BUSrec</sub>	$7.3 \leq V_{SUP} \leq 18 \text{ V}, \text{TxD} = 4.5 \text{ V}$	0.8 *VSUP	-	-	V	
BUS Current Limit	I <sub>LIM</sub>	V <sub>BUS</sub> > 2.5 V, TxD = 0 V	40	-	120	mA	
TxD					•		
Pull–Up Current	lpu	-	-500	-375	-250	μA	
Input Low Level	V <sub>IL</sub>	-	-	-	1.25	V	
Input High Level	V <sub>IH</sub>	-	3.75	-	-	V	
RxD	•	·	•	-		•	
Output Voltage Low	V <sub>OL</sub>	I <sub>OUT</sub> = 1.0 mA	-	-	0.8	V	
Output Voltage High	V <sub>OH</sub>	$I_{OUT} = -1.0 \text{ mA}$	4.2	-	-	V	

See Figures 6, 7, and 8 for test setup.
 The recessive voltage on BUS should be less than 80% direct battery. The LIN protocol requires an external reverse battery diode between the battery and VSUP. VSUP = V<sub>BAT</sub> -0.7 V.

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
RESET AC CHARACTERISTICS						
Reset Time	t <sub>Res</sub>	$5.25 \le V_{SUP} \le 18 V$	70	100	140	ms
Reset Rise Time (Note 9)	t <sub>rr</sub>	$5.25 \le V_{SUP} \le 18 \text{ V}$	3.0	6.5	10	μs
IN BUS INTERFACE AC CHARACTERIST	ICS					
Transmit Propagation Delay TxD -> BUS (Notes 10 and 11)	t <sub>dr_TXD</sub> , t <sub>df_TXD</sub>	R <sub>L</sub> /C <sub>L</sub> at BUS 1.0 kΩ/1.0 nF 660 Ω/6.8 nF 500 Ω/10 nF	-	-	4.0	μs
Symmetry of Propagation Delay BUS -> RxD (Note 10)	t <sub>dsym_</sub> TXD	$t_{dr_TXD} - t_{df_TXD}$	-2.0	-	2.0	μs
Receiver Propagation Delay BUS -> RxD (Notes 10 and 11)	t <sub>dr_RXD</sub> t <sub>df_RXD</sub>	$C_{L(RXD)} = 50 \text{ pF}$	-	-	6.0	μs
Symmetry of Propagation Delay TxD -> BUS (Note 10)	t <sub>dsym_RXD</sub>	$t_{dr_RXD} - t_{df_RXD}$	-2.0	-	2.0	μs
Slew Rate BUS Rising Edge (Note 9)	dV/dT <sub>rise</sub>	$\begin{array}{l} 20\% \leq V_{BUS} \leq 80\% \\ C_L = 1.0 \; nF,  R_L = 1.0 \; k\Omega \end{array}$	1.0	2.0	2.5	V/µs
Slew Rate BUS Falling Edge (Note 9)	dV/dT <sub>fall</sub>	$\begin{array}{l} 20\%  \leq  V_{BUS}  \leq  80\% \\ C_L  =  1.0 \; \text{nF, R}_L  =  1.0 \; \text{k}\Omega \end{array}$	-2.5	-2.0	-1.0	V/µs
Slope Time, Transition from Recessive to Dominant (Notes 11 and 12)	t <sub>sdom</sub>	VSUP = 8.0 V R <sub>L</sub> = 500 Ω/C <sub>L</sub> = 10 nF	-	_	12	μs
Slope Time, Transition from Dominant to Recessive (Notes 11 and 13)	t <sub>srec</sub>	VSUP = 8.0 V R <sub>L</sub> = 500 Ω/C <sub>L</sub> = 10 nF	-	-	12	μs
Slope Time Symmetry	t <sub>ssym</sub>	VSUP = 8.0 V R <sub>L</sub> = 500 Ω/C <sub>L</sub> = 10 nF T <sub>ssym</sub> = t <sub>sdom</sub> - t <sub>srec</sub>	-7.0	-	1.0	μs
Slope Time, Transition from Recessive to Dominant (Notes 11 and 12)	t <sub>sdom</sub>	VSUP = 18 V R <sub>L</sub> = 500 Ω/C <sub>L</sub> = 10 nF	-	-	18	μs
Slope Time, Transition from Dominant to Recessive (Notes 11 and 13)	t <sub>srec</sub>	VSUP = 18 V R <sub>L</sub> = 500 Ω/C <sub>L</sub> = 10 nF	-	-	18	μs
Slope Time Symmetry	t <sub>ssym</sub>	$VSUP = 18 V$ $R_{L} = 500 \Omega/C_{L} = 10 nF$ $T_{ssym} = t_{sdom} - t_{srec}$	-5.0	-	5.0	μS
BUS Debounce Time (Note 14)	t <sub>deb_</sub> BUS	-	1.5	2.8	4.0	μS
Wake–Up Time	t <sub>Wake_BUS</sub>	_	25	60	120	μs

9. Not production tested, guaranteed by design and qualification. 10. See Figures 2 and 3, Timing Diagrams. 11. See Figures 4, 5, 6, 7, and 8 for test setup. 12.  $t_{sdom} = (t_{VBUS40\%} - t_{VBUS95\%}) / 0.55.$ 13.  $t_{sdom} = (t_{VBUS60\%} - t_{VBUS5\%}) / 0.55.$ 14. See Figure 14.








Figure 2. Timing Diagram for Propagation Delay





#### **TEST CIRCUITS**











Figure 5. Test Circuit for Supply Current ISnI









# **TEST CIRCUITS (continued)**




Figure 8. Test Circuit for Bus Current "Recessive" IINBUSR

#### TYPICAL OPERATING CHARACTERISTICS




Figure 9. Test Circuit for VOUT Rise Time vs. Load Capacitance and Resistance





Figure 10. V<sub>out</sub> Rise Time with 1  $\mu$ F, 10  $\mu$ F, 100  $\mu\text{F},$  and 150  $\mu\text{F}$  Capacitors and 200  $\Omega$  Load using EN to Enable the Output.







Figure 11.  $V_{out}$  Rise Time with a 10  $\mu F$  Load Capacitor and 1 k\Omega, 200  $\Omega,$  and 100  $\Omega$  Load using EN to Enable the Output.


∆: 112µs @: 6µs

2 14 V

26 Aug 2004

16:14:37





#### FUNCTIONAL DESCRIPTION

The NCV7361 consists of a low drop voltage regulator 5.0 V/50 mA and a LIN Bus transceiver, which is a bidirectional bus interface for data transfer between the LIN bus and the LIN protocol controller.

Additionally, the NCV7361 features a  $\overline{\text{RESET}}$  output with a reset delay of 100 ms and a fixed threshold of 4.65 V and Enable (EN) control for the regulator.

#### **Operating Modes**

The EN pin controls the NCV7361 different operating modes:

#### **Normal Mode**

All circuitry is active. Switching to normal mode can be done via the following actions:

- EN Low to High (Local Wake–Up)
- Activity on the LIN Bus (Remote Wake–Up)
- Power On Reset

#### **Sleep Mode**

The sleep mode is the most current saving mode. EN high to low switches to this node. The voltage regulator will be switched off and the LIN transceiver is in the recessive state.

Switching into sleep mode can be done independent from the current transceiver state. That means the transmitters dominant state will be cancelled and will switch to the recessive state.

#### **Thermal Shutdown Mode**

If the junction temperature  $T_J$  is higher than 155°C, the NCV7361 may switch into the thermal shutdown mode. Thermal shutdown is comparable with the sleep mode.

If  $T_J$  falls below the thermal shutdown temperature (typ. 140°C), the NCV7361 will be switched to the previous state.

#### LIN BUS Transceiver

The NCV7361 is a bidirectional bus interface device for data transfer between the LIN bus and the LIN protocol controller.

The transceiver consists of a pnp–driver (1.2 V @ 40 mA) with slew rate control, wave shaping and current limit, and a high voltage receiver/comparator followed by a filter circuit.

#### **Transmit Mode**

During transmission the data at the TxD pin will be transferred to the BUS driver for generating a BUS signal. To minimize the electromagnetic emission of the bus line, the BUS driver has integrated slew rate control and wave shaping circuitry.

Transmitting will be interrupted in the following cases:

- Sleep Mode
- Thermal Shutdown Active
- Master Reset (V<sub>OUT</sub> < 3.15 V)

The recessive BUS level is generated from the integrated 30 k pullup resistor in series with a diode This diode prevents reverse current on  $V_{BUS}$  when  $V_{BUS} > V_{SUP}$ .

No additional termination resistor is necessary to use the NCV7361 in LIN slave nodes. If this IC is used for LIN master nodes, it is necessary to terminate the bus pin with an external 1.0 k $\Omega$  resistor in series with a diode to VBAT.

#### **Receive Mode**

The data signal from the BUS pin will be transferred continuously to the pin RxD. Short spikes on the bus are suppressed by the internal filter circuit ( $\tau = 2.8 \ \mu s$ ).




Figure 14. Receive Mode Impulse Diagram

The receive threshold values  $V_{thr_max}$  and  $V_{thr_min}$  are symmetrical to 0.5\*VSUP with a hysteresis of 0.135\*VSUP. The LIN specific receive threshold is between 0.4\*VSUP and 0.6\*VSUP.

#### Data Rate

The NCV7361 is a *constant slew rate* transceiver. The bus driver works with a fixed slew rate range of 1.0 V/ $\mu$ s  $\leq \Delta V/\Delta T \leq 2.5$  V/ $\mu$ s. This principle provides good symmetry of the slope times between recessive to dominant and dominant to recessive slopes within the LIN bus load range (C<sub>BUS</sub>, R<sub>term</sub>).

The NCV7361 guarantees data rates up to 20 kbit within the complete bus load range under worst case conditions. The constant slew rate principle holds appropriate voltage levels and can operate within the LIN Protocol Specification for RC oscillator systems with a matching tolerance up to  $\pm 2\%$  between 2 nodes.

#### **TxD** Input

The 5.0 V input TxD directly controls the BUS level:

 $TxD = low \rightarrow BUS = low (dominant level)$ 

 $TxD = high \rightarrow BUS = high (recessive level)$ 

The TxD pin has an internal pullup resistor connected to  $V_{OUT}$ . This secures that an open TxD pin generates a recessive BUS level.

#### **RxD Output**

The received BUS signal will be output to the 5.0 V RxD pin:

 $\begin{array}{l} BUS < V_{thr\_cnt} - 0.5 * V_{thr\_hys} \rightarrow RxD = low \\ BUS > V_{thr\_cnt} + 0.5 * V_{thr\_hys} \rightarrow RxD = high \end{array}$ 

This output is a push–pull driver between  $V_{OUT}$  and GND with an output current capability of 1.0 mA.

#### Linear Regulator

The NCV7361 has an integrated low dropout linear regulator with a P–Channel MOSFET output driver whose output is 5.0 V  $\pm 2\%$  at  $\leq 50$  mA and 5.5 V  $\leq V_{SUP} \leq$  18 V. Figure 15 shows typical current limit based on the output voltage.




Figure 15. Characteristic of Current Limit vs. Output Voltage

#### RESET

 $\overline{RESET}$  switches from low to high if  $V_{SUP}$  is switched on and  $V_{OUT} > V_{RES}$  for t<sub>Res</sub>.




Figure 16. RESET Behavior

If  $V_{OUT}$  drops below  $V_{RES}$ , the RESET output goes from high to low after  $t_{rr}$ . Short transients will be filtered.

The  $\overline{\text{RESET}}$  output driver is driven from  $V_{\text{OUT}}$  to guarantee proper operation.

#### Initialization

The initialization is started if  $V_{SUP}$  is switched on. This is independent of the EN pin.

#### VSUP-Power ON

The NCV7361 starts in the normal mode when  $V_{SUP}$  is applied [>3.15 V (typ)]. The internal circuitry on  $V_{OUT}$  as well as the internal regulator starts the initialization with power–on–reset. The voltage regulator is switched on.

If  $V_{OUT} > V_{POR}$  the bus-interface will be activated.

If  $V_{OUT}$  is higher than  $V_{Res}$ , the reset time  $t_{Res} = 100$  ms is started. After  $t_{Res}$  the RESET output switches from low to high (see Figure 16).

The initialization procedure at power on is started independent from the EN state. The regulator can only be turned off with a high level followed by a low level on the EN pin.

#### Mode Input EN

The NCV7361 is switched into the sleep mode when EN goes from high to low. The normal mode will be kept as long as EN = high.

The regulator can be turned off by switching EN high to low independent of the state of the bus-transceiver.

The EN input is internally pulled down to guarantee a low with no connection. In the high state, the pulldown current will be switched off to reduce the quiescent current.

#### Wake-Up

If the regulator is in a standby (sleep) mode, it can be woken up with the BUS interface. Every pulse on the BUS (high pulse or low pulse) with a pulse width of min. 25  $\mu$ s switches on the regulator.

After the BUS wake–up for the regulator, it can only be turned off with a high level followed by a low level on the EN pin.

#### **Overtemperature Shutdown**

The thermal shutdown threshold is  $155^{\circ}C < T_j < 175^{\circ}C$ . When exceeded, the overtemperature shutdown will be active and the regulator voltage will be switched off. V<sub>OUT</sub> drops down, the reset state is entered and the bus-transceiver is switched off (recessive state).

After  $T_j$  falls below 140°C, the NCV7361 will be initialized (see Figure 16), independent from the voltage levels on EN and BUS. Within the thermal shutdown mode, the transceiver can't be switched to the normal mode with local or with remote wake–up.

Function of the NCV7361 is possible between  $T_{Amax}$  (125°C) and the switch off temperature, but small parameter differences can appear.

After overtemperature switch-off the IC behaves as described in the  $\overrightarrow{\text{RESET}}$  chapter.

#### APPLICATION HINTS

#### LIN System Parameter

**Bus Loading Requirements** 

Parameter	Symbol	Min	Тур	Max	Unit
Operating Voltage Range	V <sub>BAT</sub>	8.0	_	18	V
Voltage Drop of Reverse Protection Diode	V <sub>Drop_rev</sub>	0.4	0.7	1.0	V
Voltage Drop at the Series Diode in Pull Up Path	V <sub>SerDiode</sub>	0.4	0.7	1.0	V
Battery Shift Voltage	V <sub>Shift_BAT</sub>	0	-	0.1	V <sub>BAT</sub>
Ground Shift Voltage	V <sub>Shift_GND</sub>	0	-	0.1	V <sub>BAT</sub>
Master Termination Resistor	R <sub>master</sub>	900	1000	1100	Ω
Slave Termination Resistor	R <sub>slave</sub>	20	30	60	kΩ
Number of System Nodes	Ν	2	-	16	-
Total Length of Bus Line	LEN <sub>BUS</sub>	-	-	40	m
Line Capacitance	C <sub>LINE</sub>	-	100	150	pF/m
Capacitance of Master Node	C <sub>Master</sub>	-	220	-	pF
Capacitance of Slave Node	C <sub>Slave</sub>	-	220	250	pF
Total Capacitance of the Bus including Slave and Master Capacitance	C <sub>BUS</sub>	1.0	4.0	10	nF
Network Total Resistance	R <sub>Network</sub>	537	-	863	Ω
Time Constant of Overall System	τ	1.0	-	5.0	μs

#### **Recommendations for System Design**

The goal of the LIN physical layer standard is to have a universal definition of the LIN system for plug and play solutions in LIN networks up to 20 kbd bus speeds.

In case of small and medium LIN networks, it's recommended to adjust the total network capacitance to at least 4.0 nF for good EMC and EMI behavior. This can be done by setting only the master node capacitance. The slave node capacitance should have a unit load of typically 220 pF for good EMC/EMI behavior.

In large networks with long bus lines and the maximum number of nodes, some system parameters can exceed the defined limits and the LIN system designer must intervene.

The whole capacitance of a slave node is not only the unit load capacitor itself. Additionally, there is the capacitance of wires and connectors, and the internal capacitance of the LIN transmitter. This internal capacitance is strongly dependent on the technology of the IC manufacturer and should be in the range of 30 pF to 150 pF. If the bus lines have a total length of nearly 40m, the total bus capacitance can exceed the LIN system limit of 10 nF.

A second parameter of concern is the integrated slave termination resistor tolerance. If most of the slave nodes have a slave termination resistance near by the allowed maximum of 60 k $\Omega$ , the total network resistance is more than 700  $\Omega$ . Even if the total network capacitance is below or equal to the maximum specified value of 10 nF, the network time constant is higher than 7.0  $\mu$ s.

This problem can be solved only by adjusting the master termination resistor to the required maximum network time constant of  $5.0 \ \mu s$  (max).

The LIN bus output driver of the NCV7361 provides a higher drive capability than necessary (40 mA @ 1.2 V) within the LIN standard (33.6 mA @ 1.2 V). With this driver stage the system designer can increase the maximum LIN networks with a total network capacitance of more than 10 nF. The total network resistance can be decreased to:

# $R_{tl}_{min} = (V_{Bat}_{max} - V_{BUSdom})/I_{BUS}_{max}$ $= (18 V - 1.2 V)/40 mA = 420 \Omega$

NOTE: The NCV7361 meets the requirements for implementation in RC-based slave nodes. The LIN Protocol Specification requires the deviation of the slave node clock to the master node clock after synchronization must not differ by more than  $\pm 2\%$ .

Setting the network time constant is necessary in large networks (primary resistance) and also in small networks (primary capacitance).

#### MIN/MAX SLOPE TIME CALCULATION




Figure 17. Slope Time Calculation

The slew rate of the bus voltage is measured between 40% and 60% of the output voltage swing (linear region). The output voltage swing is the difference between dominant and recessive bus voltage.

$$dV/dt = 0.2 * V_{swing}/(t_{40}) - t_{60})$$

The slope time is the extension of the slew rate tangent until the upper and lower voltage swing limits:

$$t_{slope} = 5 * (t_{40\%} - t_{60\%})$$

The slope time of the recessive to dominant edge is directly determined by the slew rate control of the transmitter:

$$t_{slope} = V_{swing}/dV/dt$$

The dominant to recessive edge is influenced from the network time constant and the slew rate control, because it's a passive edge. In case of low battery voltages and high bus loads the rising edge is only determined by the network. If the rising edge slew rate exceeds the value of the dominant one, the slew rate control determines the rising edge.

#### **Power Dissipation and Operating Range**

The max power dissipation depends on the thermal resistance of the package and the PCB, the temperature difference between Junction and Ambient as well as the airflow.

The power dissipation can be calculated with:

The power dissipation of the transmitter  $P_{D_TX}$  depends on the transceiver configuration and its parameters as well as on the bus voltage  $V_{BUS} = V_{BAT} - V_D$ , the resulting termination resistance  $R_L$ , the capacitive bus load  $C_L$  and the bit rate. Figure 18 shows the dependence of power dissipation of the transmitter as function of VSUP. The conditions for calculation the power dissipation was:  $R_L = 500 \ \Omega$ ,  $C_L = 10 \ nF$ , Bitrate = 20 kbit and duty cycle on TxD of 50%.




Figure 18. Power Dissipation LIN Transceiver @ 20 kbit

The permitted package power dissipation can be calculated:

$$P_{Dmax} = \frac{T_J - T_A}{R_{\theta}J - A}$$

If we consider that  $P_{D_TX_max} = f(VSUP)$ , it can be calculated the max output current IV<sub>OUT</sub> on V<sub>OUT</sub>:

$$IVOUTmax = \frac{\frac{T_{J}-T_{A}}{R_{\theta J}-A} - P_{D}TX_{max} @ VSUP}{VSUP - VOUT}$$

 $T_J$ - $T_A$  is the temperature difference between junction and ambient, and  $R_{th}$  is the thermal resistance of the package. The thermal energy is transferred via the package and the pins to the ambient. This transfer can be improved with additional ground areas on the PCB as well as ground areas under the IC.

Сор	oper Area (1 oz t	thick)	54 mm <sup>2</sup>	714 mm <sup>2</sup>		54 mm <sup>2</sup>	714 mm <sup>2</sup>	
(S	(SPICE Deck Format) Cauer Network				Foster Network			
			54 mm <sup>2</sup>	714 mm <sup>2</sup>	Units	Tau	Tau	Units
C_C1	Junction	Gnd	1.08E-05	1.08E-05	W-s/C	1.00E-06	1.00E-06	sec
C_C2	node1	Gnd	4.10E-05	4.10E-05	W-s/C	1.00E-05	1.00E-05	sec
C_C3	node2	Gnd	1.13E-04	1.13E-04	W-s/C	1.00E-04	1.00E-04	sec
C_C4	node3	Gnd	4.42E-04	4.40E-04	W-s/C	5.00E-04	5.00E-04	sec
C_C5	node4	Gnd	1.74E-03	1.71E-03	W-s/C	1.00E-03	1.00E-03	sec
C_C6	node5	Gnd	1.39E-03	1.34E-03	W-s/C	1.00E-02	1.00E-02	sec
C_C7	node6	Gnd	2.08E-02	1.78E-02	W-s/C	1.00E-01	1.00E-01	sec
C_C8	node7	Gnd	1.08E-02	9.75E-03	W-s/C	1.00E+00	1.00E+00	sec
C_C9	node8	Gnd	1.14E-01	1.84E-01	W-s/C	1.00E+01	1.00E+01	sec
C_C10	node9	Gnd	8.11E-01	3.00E+00	W-s/C	5.00E+01	5.00E+01	sec
						R's	R's	
R_R1	Junction	node1	0.119	0.119	C/W	0.070	0.070	C/W
R_R2	node1	node2	0.286	0.286	C/W	0.152	0.152	C/W
R_R3	node2	node3	0.857	0.859	C/W	0.481	0.481	C/W
R_R4	node3	node4	1.181	1.189	C/W	0.690	0.690	C/W
R_R5	node4	node5	1.241	1.276	C/W	0.584	0.584	C/W
R_R6	node5	node6	2.574	2.690	C/W	3.223	3.223	C/W
R_R7	node6	node7	18.065	21.708	C/W	0.823	0.823	C/W
R_R8	node7	node8	27.965	26.035	C/W	26.801	35.166	C/W
R_R9	node8	node9	80.896	49.821	C/W	63.710	52.538	C/W
R_R10	node9	Gnd	49.468	15.252	C/W	86.119	25.510	C/W


#### Table 1. SO–8 Thermal RC Network Models\*

\*Bold face items in the tables above represent the package without the external thermal system.

The Cauer networks generally have physical significance and may be divided between nodes to separate thermal behavior due to one portion of the network from another. The Foster networks, though when sorted by time constant (as above) bear a rough correlation with the Cauer networks, are really only convenient mathematical models. Cauer networks can be easily implemented using circuit

simulating tools, whereas Foster networks may be more easily implemented using mathematical tools (for instance, in a spreadsheet program), according to the following formula:

$$\mathsf{R}(\mathsf{t}) = \sum_{i=1}^{n} \mathsf{R}_{i} (1 - e^{-t/tau_{i}})$$






Figure 21. SO–8,  $\theta_{JA}$  as a Function of the Pad Copper Area Including Traces, Board Material





Figure 22. SO-8 Thermal Transient Response on Typical Test Boards








Figure 24. Safe Operating Area

The linear regulator of the NCV7361 operates with input voltages up to 18 V and can output a current of 50 mA. The maximum power dissipation limits the maximum output current at high input voltages and high ambient temperatures. The output current of 50 mA at an ambient temperature of  $T_A = 125^{\circ}C$  is only possible with small voltage differences between VSUP and V<sub>CC</sub>. See Figure 24 for safe operating areas for different ambient and junction temperatures.

#### **Regulator Circuitry**

#### VOUT

The linear regulator needs a minimum load capacity of  $4.7 \ \mu F$  connected to  $V_{OUT}$  for stable operating within the whole operating area.

The choice of type and dimension of the load capacity must be done from the application point of view (e.g. Tantalum 10  $\mu$ F). Essential parameters are the switch on time of V<sub>OUT</sub> and the load regulation.

Small capacity values should not be combined with small ESR values to avoid stability problems.

#### VSUP

The capacitors connected to the  $V_{SUP}$  pin influence the regulation behavior, especially the line regulation and load regulation.

Big capacitor values improve the line regulation and in parallel with a ceramic capacitor archive good disturbance suppression.

#### V<sub>OUT</sub> Load Capacitance

The regulator output  $V_{OUT}$  requires a minimum capacitor load of 4.7  $\mu$ F. To insure stability, the capacitor ESR should fall in the stable region shown in the graph below. The use of tantalum capacitors is recommended. Tantalum capacitors exhibit low variance of capacitance and ESR required in most automotive applications.

The two examples below highlight typical capacitors available on the market.

#### Example 1:

The regulator is stablized using a 47  $\mu$ F aluminum electrolytic capacitor load (ESR = 0.7  $\Omega$  @ 25°C). The capacitance decreases to 42  $\mu$ F and the ESR increases to 8.9  $\Omega$  at an ambient temperature of -40°C. The ESR value is located in the unstable region. The regulator will be unstable at -40°C.

#### Example 2:

The regulator is stablized using a 47  $\mu$ F tantalum capacitor load (ESR = 0.1  $\Omega$  @ 25°C). The capacitance decreases to 45  $\mu$ F and the ESR increases to 0.11  $\Omega$  at an ambient temperature of -40°C. The ESR value is located in the stable region. The regulator will be stable at -40°C.




Figure 25. ESR Curves for 6.8  $\mu$ F  $\leq$  C<sub>L</sub>  $\leq$  100  $\mu$ F and Frequency of 100 kHz





Figure 26. Application Circuit (Slave Node)

#### **EMI Suppressing**


To minimize the influence of EMI from the bus line, a 220 pF capacitor should be directly connected to the BUS pin (see Figure 26).

The value of the filter capacity can be adjusted to the size of the LIN network. 220 pF should be used for bigger networks. Values from 333 pF up to 1.0 nF should be used for middle to small LIN networks. Finally the size of the filter capacitor influences the effectiveness of the EMI suppressing in conformance to the maximum LIN bus capacity of 10 nF.

LC- or RC-filters can also be used. The value of C, L or R, depends on the corner frequency, the maximum LIN bus capacity (10 nF) and the compliance with the DC- and AC LIN bus parameters.




\*Not representative of actual pinout.



#### **Connection to Flash-MCU**

During programming of a flash MCU the NCV7361 should be disconnected from the MCU. This can be done by disconnecting the supply voltage of the NCV7361 or by

turning off the NCV7361 with the EN pin. A blocking diode must be used between the MCU and the RxD pin to avoid loading of the programming data.



#### Figure 28. Example Circuitry for Connection of RxD to MCU for Flash Programming

#### **Operating During Disturbance**

#### Operating Without V<sub>SUP</sub> or GND

The BUS pin is designed for voltages of GND – 24 V up to GND + 30 V. This helps to prevent loss of communication between other bus nodes with the loss of VSUP or loss of GND. The BUS pin will remain at  $V_{BAT}$  and current draw will be minimal with the loss of GND or VSUP.

# Short Circuit BUS to VBAT

- Recessive LIN bus is blocked, no influence to the NCV7361
- Dominant Current limit, thermal shutdown of NCV7361

#### Short Circuit BUS to GND

The LIN bus is blocked. There is no influence to the NCV7361.

#### Short Circuit TxD to GND

The LIN transceiver is permanent in the dominant state as is the LIN bus. This state can only be detected from the LIN controller. In this case the controller must switch off the LIN node via the EN input of the NCV7361 and look for a recessive state. A thermal shutdown of NCV7361 will appear if the thermal shutdown threshold is broken.

#### **TxD Open**

The internal pullup resistor forces the LIN node to the recessive state. The communication between the other bus-nodes will not be disturbed.

#### Short Circuit V<sub>OUT</sub> to GND

The  $V_{OUT}$  pin is protected via a current limit. This state is comparable with the behavior in the sleep mode.

#### Overload of V<sub>OUT</sub>

#### Thermal Switch Off

The power dissipation is increasing if the load current is between  $IV_{OUT\_max}$  and  $I_LV_{OUT}$ . If the IC exceeds the thermal shutdown threshold, the transceiver will be switched off. The voltage regulator will also be switched off and a reset signal is forced.

#### Overcurrent

If the current limit is active the voltage on  $V_{OUT}$  drops down. If this voltage is below the threshold  $V_{RES}$ , a reset will be forced.

# Undervoltage V<sub>SUP</sub>, V<sub>OUT</sub>

The reset circuit guarantees the correct behavior of the driver during undervoltage. The BUS pin generates the recessive state if  $V_{OUT} < V_{POR}$ . The inputs EN and TxD have pull-down and pull-up circuits respectively.

If  $V_{POR} \le V_{OUT} \le 4.5$  V the TxD signal is transmitted to the bus. The receive mode is also active.

#### Short Circuit RxD, RESET to GND or VOUT

Both outputs are short circuit proof to V<sub>OUT</sub> and ground.

# **ESD/EMC** Remarks

# **General Remarks**

Electronic semiconductor products are sensitive to Electro Static Discharge (ESD). Always observe Electro Static Discharge control procedures whenever handling semiconductor products.

#### ESD Test

The NCV7361 is tested according to MIL883D (Human Body Model).

#### EMC

The test on EMC impacts is done according to ISO 7637–1 for power supply pins and ISO 7637–3 for data and signal pins.


#### POWER SUPPLY PIN VSUP

Test Pulse	Condition	Duration	
1	$t_1 = 5.0 \text{ s/U}_{\text{S}} = -100 \text{ V/t}_{\text{D}} = 2.0 \text{ ms}$	5000 Pulses	
2	$t_1 = 0.5 \text{ s/U}_S = 100 \text{ V/t}_D = 0.05 \text{ ms}$	5000 Pulses	
3a/b	U <sub>S</sub> = –150 V/U <sub>S</sub> = 100 V Burst 100 ns/10 ms/90 ms Break	1 h	
5	$R_i = 0.5 \Omega, t_D = 400 \text{ ms}$ $t_r = 0.1 \text{ ms/U}_P + U_S = 40 \text{ V}$	10 Pulses Every 1 Min	

#### DATA AND SIGNAL PINS EN, BUS

Test Pulse	Condition	Duration	
1	$t_1 = 5.0 \text{ s/U}_{\text{S}} = -100 \text{ V/t}_{\text{D}} = 2.0 \text{ ms}$	1000 Pulses	
2	$t_1 = 0.5 \text{ s/U}_S = 100 \text{ V/t}_D = 0.05 \text{ ms}$	1000 Pulses	
3a/b	U <sub>S</sub> = –150 V/U <sub>S</sub> = 100 V Burst 100 ns/10 ms/90 ms Break	1000 Burst	

#### PACKAGE DIMENSIONS



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 3
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT 5. MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE, NEW
- 6. STANDARD IS 751-07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
ĸ	0.40	1.27	0.016	0.050
м	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

ON Semiconductor and images without further notice components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.