

NCV8187

1.2 A Low Iq, Low Dropout Voltage Regulator with Power Good Output

The NCV8187 is 1.2 A LDO Linear Voltage Regulator. It is a very stable and accurate device with low quiescent current consumption (typ. 30 μ A over the full temperature range), low dropout, low output noise and very good PSRR. The regulator incorporates several protection features such as Thermal Shutdown, Soft Start, Current Limiting and also Power Good Output signal for easy MCU interfacing.

Features

- Operating Input Voltage Range: 1.5 V to 5.5 V
- Fixed Voltage Options Available: 0.8 V to 5.2 V
- Low Quiescent Current: typ. 30 μ A over Temperature
- $\pm 2\%$ Accuracy Over Full Load, Line and Temperature variations
- PSRR: 75 dB at 1 kHz
- Low Noise: typ. 15 μ V_{RMS} from 10 Hz to 100 kHz
- Stable With Small 10 μ F Ceramic Capacitor
- Soft-start to Reduce Inrush Current and Overshoots
- Thermal Shutdown and Current Limit Protection
- Power Good Signal Extends Application Range
- Available in WDFN6 2x2, DFN6 3x3, DFNW6 3x3 with Wettable Flank (pin edge plating)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Wireless Chargers and Portable Equipment
- Smart Camera and Robotic Vision Systems
- Telecommunication and Networking Systems
- Infotainment and Cluster
- Modular Platforms for Dashboard Display
- Internet Connection Sharing (ICS) Gateway Server Applications
- General Purpose Automotive




Figure 1. Typical Application Schematic



ON Semiconductor®

www.onsemi.com



WDFN6 2x2
CASE 511BR






DFN6 3x3
CASE 506DK



DFNW6 3x3
CASE 507AW


MARKING DIAGRAMS




XXXXX = Specific Device Code
M = Month Code
A = Assembly Location
L = Wafet Lot
Y = Year
W = Work Week
▪ = Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



WDFN6 2x2 mm
(Top View)



DFN6, DFNW6 3x3 mm
(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

PIN FUNCTION DESCRIPTION

Pin No. (WDFN6)	Pin No. (DFN6 3x3)	Pin Name	Description
1	6	IN	Input pin. A small capacitor is needed from this pin to ground to assure stability
6	4	OUT	Regulated output voltage pin. A small 10 μ F ceramic capacitor is needed from this pin to ground to assure stability
3, EXP	2, EXP	GND	Power supply ground
2	1	EN	Enable pin. Driving this pin high turns on the regulator. Driving EN pin low puts the regulator into shut-down mode
5	–	SNS	Sense pin. Connect this pin to regulated output voltage
4	3	PG	Power Good, open collector. Use 10 k Ω to 100 k Ω pull-up resistor connected to output or input voltage
–	5	NC	No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected

ABSOLUTE MAXIMUM RATINGS

Ratings	Symbol	Value	Unit
Input Voltage (Note 1)	V_{IN}	–0.3 to 6	V
Enable Voltage	V_{EN}	–0.3 to 6	V
Power Good Current	I_{PG}	30	mA
Power Good Voltage	V_{PG}	–0.3 to 6	V
Output Voltage	V_{OUT}	–0.3 to $V_{IN} + 0.3$ (max. 5.5)	V
Output Short Circuit Duration	t_{SC}	Indefinite	s
Maximum Junction Temperature	$T_{J(MAX)}$	150	$^{\circ}$ C
Storage Temperature	T_{STG}	–55 to 150	$^{\circ}$ C
ESD Capability, Human Body Model (Note 2)	ESD_{HBM}	2000	V
ESD Capability, Machine Model (Note 2)	ESD_{MM}	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC–Q100–002 (EIA/JESD22–A114)

ESD Machine Model tested per AEC–Q100–003 (EIA/JESD22–A115)

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, WDFN6, 2x2, 0.65 Pitch Package			
Thermal Resistance, Junction–to–Ambient (Note 3)	$R_{\theta JA}$	51	$^{\circ}$ C/W
Thermal Resistance, Junction–to–Case (top)	$R_{\theta JC(top)}$	142	$^{\circ}$ C/W
Thermal Resistance, Junction–to–Case (bottom) (Note 4)	$R_{\theta JC(bot)}$	7.8	$^{\circ}$ C/W
Thermal Resistance, Junction–to–Board	$R_{\theta JB}$	125	$^{\circ}$ C/W
Characterization Parameter, Junction–to–Top	Ψ_{JT}	2.0	$^{\circ}$ C/W
Characterization Parameter, Junction–to–Board	Ψ_{JB}	7.7	$^{\circ}$ C/W
Thermal Characteristics, DFN6 / DFNW6, 3x3, 0.95 Pitch Packages			
Thermal Resistance, Junction–to–Ambient (Note 3)	$R_{\theta JA}$	50	$^{\circ}$ C/W
Thermal Resistance, Junction–to–Case (top)	$R_{\theta JC(top)}$	142	$^{\circ}$ C/W
Thermal Resistance, Junction–to–Case (bottom) (Note 4)	$R_{\theta JC(bot)}$	7.9	$^{\circ}$ C/W
Thermal Resistance, Junction–to–Board	$R_{\theta JB}$	125	$^{\circ}$ C/W
Characterization Parameter, Junction–to–Top	Ψ_{JT}	2.0	$^{\circ}$ C/W
Characterization Parameter, Junction–to–Board	Ψ_{JB}	7.5	$^{\circ}$ C/W

3. The junction–to–ambient thermal resistance under natural convection is obtained in a simulation on a high–K board, following the JEDEC51.7 guidelines with assumptions as above, in an environment described in JESD51–2a.

4. The junction–to–case (bottom) thermal resistance is obtained by simulating a cold plate test on the IC exposed pad. Test description can be found in the ANSI SEMI standard G30–88.

NCV8187

ELECTRICAL CHARACTERISTICS ($-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$; $V_{\text{IN}} = V_{\text{OUT}} + 1.0 \text{ V}$; $I_{\text{OUT}} = 10 \text{ mA}$, $C_{\text{IN}} = 1 \mu\text{F}$, $C_{\text{OUT}} = 10 \mu\text{F}$, unless otherwise noted. Typical values are at $T_J = +25^{\circ}\text{C}$. (Note 6))

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit	
Operating Input Voltage		V_{IN}	1.5		5.5	V	
Output Voltage Accuracy	$-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$, $V_{\text{OUT}} + 1 \text{ V} < V_{\text{IN}} < 5.5 \text{ V}$, $0 \text{ mA} < I_{\text{OUT}} < 1.2 \text{ A}$	$V_{\text{OUT}} < 1.7 \text{ V}$	-35 mV		+35 mV	V	
		$V_{\text{OUT}} \geq 1.7 \text{ V}$	-2 %		+2 %		
Line Regulation	$V_{\text{OUT}} + 1 \text{ V} \leq V_{\text{IN}} \leq 5.5 \text{ V}$, $I_{\text{OUT}} = 1 \text{ mA}$	Reg_{LINE}		40		$\mu\text{V}/\text{V}$	
Load Regulation	$I_{\text{OUT}} = 0 \text{ mA}$ to 1.2 A	Reg_{LOAD}		2		$\mu\text{V}/\text{mA}$	
Dropout voltage	$V_{\text{DO}} = V_{\text{IN}} - (V_{\text{OUT}(\text{NOM})} - 3\%)$ $I_{\text{OUT}} = 1.2 \text{ A}$	1.2 V – 1.4 V	V_{DO}	325	495	mV	
		1.5 V – 1.7 V		240	400		
		1.8 V – 2.7 V		200	335		
		2.8 V – 3.2 V		165	250		
		3.3 V – 4.9 V		150	220		
		5 V		120	180		
Maximum Output Current	(Note 7)	I_{OUT}	1300	1750		mA	
Short Circuit Current	(Note 7)	I_{SC}		1850		mA	
Disable Current	$V_{\text{EN}} = 0 \text{ V}$	I_{DIS}		0.1	5.0	μA	
Quiescent Current	$I_{\text{OUT}} = 0 \text{ mA}$	I_{Q}		30	45	μA	
Ground current	$I_{\text{OUT}} = 1.2 \text{ A}$	I_{GND}		2		mA	
Power Supply Rejection Ratio	$V_{\text{IN}} = 3.5 \text{ V} + 100 \text{ mVpp}$ $V_{\text{OUT}} = 2.5 \text{ V}$ $I_{\text{OUT}} = 10 \text{ mA}$, $C_{\text{OUT}} = 1 \mu\text{F}$	$f = 1 \text{ kHz}$	PSRR		75		dB
Output Noise Voltage	$V_{\text{OUT}} = 1.8 \text{ V}$, $I_{\text{OUT}} = 10 \text{ mA}$ $f = 10 \text{ Hz}$ to 100 kHz	V_{N}		15		μV_{rms}	
Enable Input Threshold Voltage	Voltage increasing	$V_{\text{EN_HI}}$	0.9	-	-	V	
	Voltage decreasing	$V_{\text{EN_LO}}$	-	-	0.3		
EN Pin Current	$V_{\text{EN}} = 5.5 \text{ V}$			100		nA	
Active Output Discharge Resistance	$V_{\text{IN}} = 5.5 \text{ V}$, $V_{\text{EN}} = 0 \text{ V}$	R_{DIS}		120		Ω	
Power Good, Output Voltage Raising		V_{PGup}		92		%	
Power Good, Output Voltage Falling		V_{PGdw}		80		%	
Power Good Output Voltage Low	$I_{\text{PG}} = 6 \text{ mA}$, Open drain	V_{PGlo}		0.14	0.4	V	
Thermal Shutdown Temperature (Note 5)	Temperature increasing from $T_J = +25^{\circ}\text{C}$	T_{SD}		170		$^{\circ}\text{C}$	
Thermal Shutdown Hysteresis (Note 5)	Temperature falling from TSD	T_{SDH}	-	15	-	$^{\circ}\text{C}$	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Guaranteed by design and characterization.

6. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at $T_J = T_A = 25^{\circ}\text{C}$. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

7. Respect SOA.

TYPICAL CHARACTERISTICS




Figure 2. Output Voltage vs. Temperature – $V_{OUT} = 1.2\text{ V}$




Figure 3. Output Voltage vs. Temperature – $V_{OUT} = 1.8\text{ V}$




Figure 4. Output Voltage vs. Temperature – $V_{OUT} = 3.3\text{ V}$




Figure 5. Dropout Voltage vs. Temperature – $V_{OUT} = 1.2\text{ V}$




Figure 6. Dropout Voltage vs. Temperature – $V_{OUT} = 1.8\text{ V}$




Figure 7. Dropout Voltage vs. Temperature – $V_{OUT} = 3.3\text{ V}$

TYPICAL CHARACTERISTICS




Figure 8. Quiescent Current vs. Temperature




Figure 9. Ground Current vs. Temperature




Figure 10. Current Limit vs. Temperature




Figure 11. Enable Thresholds vs. Temperature




Figure 12. Power Good Thresholds vs. Temperature




Figure 13. Active Discharge Resistance vs. Temperature

TYPICAL CHARACTERISTICS




Figure 14. Power Supply Rejection Ratio for $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 10\text{ mA}$, $C_{OUT} = 10\text{ }\mu\text{F}$




Figure 15. Output Voltage Noise Spectral Density for $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 10\text{ mA}$, $C_{OUT} = 10\text{ }\mu\text{F}$

APPLICATIONS INFORMATION

The NCV8187 is the member of new family of high output current and low dropout regulators which delivers low quiescent and ground current consumption, good noise and power supply ripple rejection ratio performance. The NCV8187 incorporates EN pin and power good output for simple controlling by MCU or logic. Standard features include current limiting, soft-start feature and thermal protection.

Input Decoupling (C_{IN})

It is recommended to connect at least 1 μF ceramic X5R or X7R capacitor between IN and GND pin of the device. This capacitor will provide a low impedance path for any unwanted AC signals or noise superimposed onto constant input voltage. The good input capacitor will limit the influence of input trace inductances and source resistance during sudden load current changes. Higher capacitance and lower ESR capacitors will improve the overall line transient response.

Output Decoupling (C_{OUT})

The NCV8187 does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The device is designed to be stable with standard ceramics capacitors with values of 4.7 μF or greater. Recommended capacitor for the best performance is 10 μF . The X5R and X7R types have the lowest capacitance variations over temperature thus they are recommended.

Power Good Output Connection

The NCV8187 include Power Good functionality for better interfacing to MCU system. Power Good output is open collector type, capable to sink up to 10 mA.

Recommended operating current is between 10 μA and 1 mA to obtain low saturation voltage. External pull-up resistor can be connected to any voltage up to 5.5 V (please see Absolute Maximum Ratings table above).

Power Dissipation and Heat Sinking

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. For reliable operation junction temperature should be limited to +125°C. The maximum power dissipation the NCV8187 can handle is given by:

$$P_{D(MAX)} = \frac{[T_{J(MAX)} - T_A]}{R_{\theta JA}} \quad (\text{eq. 1})$$

The power dissipated by the NCV8187 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN}(I_{GND} + I_{OUT}) + I_{OUT}(V_{IN} - V_{OUT}) \quad (\text{eq. 2})$$

or

$$V_{IN(MAX)} \approx \frac{P_{D(MAX)} + (V_{OUT} \times I_{OUT})}{I_{OUT} + I_{GND}} \quad (\text{eq. 3})$$

Hints

V_{IN} and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV8187, and make traces as short as possible.

NCV8187


ORDERING INFORMATION

Device part no.	Voltage Option	Marking	Option	Package	Shipping†
NCV8187AMT120TAG	1.2V	PJ	With Active Output Discharge	WDFN6 2x2 non WF (Pb-Free)	3000 / Tape & Reel
NCV8187AMT180TAG	1.8V	PK	With Active Output Discharge	WDFN6 2x2 non WF (Pb-Free)	3000 / Tape & Reel
NCV8187AMT330TAG	3.3V	PL	With Active Output Discharge	WDFN6 2x2 non WF (Pb-Free)	3000 / Tape & Reel
NCV8187AMN120TAG	1.2V	NA	With Active Output Discharge	DFN6 3x3 non WF (Pb-Free)	3000 / Tape & Reel
NCV8187AMN180TAG	1.8V	NH	With Active Output Discharge	DFN6 3x3 non WF (Pb-Free)	3000 / Tape & Reel
NCV8187AML120TAG	1.2V	WD	With Active Output Discharge	DFNW6 3x3 WF SLP (Pb-Free)	3000 / Tape & Reel
NCV8187AML180TAG	1.8V	WE	With Active Output Discharge	DFNW6 3x3 WF SLP (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


WDFN6 2x2, 0.65P
CASE 511BR
ISSUE B



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25 mm FROM THE TERMINAL TIP.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
 5. FOR DEVICES CONTAINING WETTABLE FLANK OPTION, DETAIL A ALTERNATE CONSTRUCTION A-2 AND DETAIL B ALTERNATE CONSTRUCTION B-2 ARE NOT APPLICABLE.

DIM	MILLIMETERS	
	MIN	MAX
A	0.70	0.80
A1	0.00	0.05
A3	0.20 REF	
b	0.25	0.35
D	2.00 BSC	
D2	1.50	1.70
E	2.00 BSC	
E2	0.90	1.10
e	0.65 BSC	
L	0.20	0.40
L1	---	0.15

RECOMMENDED MOUNTING FOOTPRINT




DIMENSIONS: MILLIMETERS


NCV8187

PACKAGE DIMENSIONS


DFN6 3x3, 0.95P
CASE 506DK
ISSUE O





TOP VIEW



SIDE VIEW



BOTTOM VIEW




SECTION C-C

NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.75	0.95
A1	0.00	0.05
A3	0.20	REF
A4	0.05	0.15
b	0.35	0.45
D	3.00	BSC
D2	2.40	2.60
E	3.00	BSC
E2	1.50	1.70
e	0.95	BSC
L	0.30	0.50
L3	0.00	0.10

RECOMMENDED SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NCV8187



PACKAGE DIMENSIONS

DFNW6 3X3, 0.95P
CASE 507AW
ISSUE O







NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION *b* APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.



DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.80	0.90	1.00
A1	0.00	---	0.05
A3	0.20 REF		
A4	0.10	---	---
<i>b</i>	0.35	0.40	0.45
D	2.90	3.00	3.10
D2	2.40	2.50	2.60
E	2.90	3.00	3.10
E2	1.50	1.60	1.70
<i>e</i>	0.95 BSC		
K	0.30	---	---
L	0.30	0.40	0.50
L3	---	---	0.10



* For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative