# Self-Protected Low Side Driver with Temperature and Current Limit

# 42 V, 14 A, Single N-Channel, SOT-223

NCV8403A/B is a three terminal protected Low-Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

#### Features

- Short Circuit Protection
- Thermal Shutdown with Automatic Restart
- Over Voltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**


- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial




# **ON Semiconductor®**

#### www.onsemi.com

V <sub>DSS</sub> (Clamped)	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX (Limited)
42 V	53 mΩ @ 10 V	15 A





(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V <sub>DSS</sub>	42	Vdc
Gate-to-Source Voltage	V <sub>GS</sub>	±14	Vdc
Drain Current Continuous	۱ <sub>D</sub>	Internally L	imited
Total Power Dissipation - SOT-223 Version(a) $T_A = 25^{\circ}C$ (Note 1)(a) $T_A = 25^{\circ}C$ (Note 2)Total Power Dissipation - DPAK Version(a) $T_A = 25^{\circ}C$ (Note 1)(a) $T_A = 25^{\circ}C$ (Note 2)	PD	1.13 1.56 1.32 2.5	W
Thermal Resistance – SOT-223 Version Junction-to-Soldering Point Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) Thermal Resistance – DPAK Version Junction-to-Soldering Point Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	$\begin{array}{c} R_{\theta JS} \\ R_{\theta JA} \end{array}$	12 110 80 2.5 95 50	°C/W
Single Pulse Inductive Load Switching Energy (V <sub>DD</sub> = 25 Vdc, V <sub>GS</sub> = 5.0 V, I <sub>L</sub> = 2.8 A, L = 120 mH, R <sub>G</sub> = 25 $\Omega$ )	E <sub>AS</sub>	470	mJ
Load Dump Voltage (V_{GS} = 0 and 10 V, R_I = 2.0 $\Omega,$ R_L = 4.5 $\Omega,$ t_d = 400 ms)	V <sub>LD</sub>	55	V
Operating Junction Temperature	TJ	-40 to 150	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
Surface mounted onto minimum pad size (0.412" square) FR4 PCB, 1 oz cu.
Mounted onto 1" square pad size (1.127" square) FR4 PCB, 1 oz cu.




Figure 1. Voltage and Current Convention

MOSFET ELECTRICAL	CHARACTERISTICS	$(T_J = 25^{\circ}C \text{ unless otherwise noted})$
-------------------	-----------------	--

Characte	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Clamped Breakdown Voltage ( $V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc}$ ) ( $V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc}, T_J = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C}$ ) (Note 3)		V <sub>(BR)DSS</sub>	42 40	46 45	51 51	Vdc Vdc
Zero Gate Voltage Drain Current ( $V_{DS}$ = 32 Vdc, $V_{GS}$ = 0 Vdc) ( $V_{DS}$ = 32 Vdc, $V_{GS}$ = 0 Vdc, $T_J$ = 150°	C) (Note 3)	I <sub>DSS</sub>	-	0.6 2.5	5.0 _	μAdc
Gate Input Current (V <sub>GS</sub> = 5.0 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	-	50	125	μAdc
ON CHARACTERISTICS						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.2 mAdc) Threshold Temperature Coefficient (Ne	gative)	V <sub>GS(th)</sub>	1.0 -	1.7 5.0	2.2 _	Vdc mV/°C
$      Static Drain-to-Source On-Resistance (N \\ (V_{GS}$ = 10 Vdc, I <sub>D</sub> = 3.0 Adc, T <sub>J</sub> @ 25°( (V_{GS} = 10 Vdc, I <sub>D</sub> = 3.0 Adc, T <sub>J</sub> @ 150	C)	R <sub>DS(on)</sub>		53 95	68 123	mΩ
Static Drain-to-Source On-Resistance (N $(V_{GS} = 5.0 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 25^{\circ})$ $(V_{GS} = 5.0 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 150^{\circ})$	C)	R <sub>DS(on)</sub>	-	63 105	76 135	mΩ
Source–Drain Forward On Voltage $(I_S = 7.0 \text{ A}, V_{GS} = 0 \text{ V})$		V <sub>SD</sub>	-	0.95	1.1	V
SWITCHING CHARACTERISTICS (Note 3	3)	•		•	•	
Turn–ON Time (10% V <sub>IN</sub> to 90% I <sub>D</sub> )	V <sub>IN</sub> = 0 V to 5 V, V <sub>DD</sub> = 25 V	t <sub>ON</sub>		44		μs
Turn–OFF Time (90% $V_{IN}$ to 10% $I_D$ )	$I_D = 1.0 \text{ A}, \text{ Ext } R_G = 2.5 \Omega$	t <sub>OFF</sub>		84		
Turn–ON Time (10% V <sub>IN</sub> to 90% I <sub>D</sub> )	V <sub>IN</sub> = 0 V to 10 V, V <sub>DD</sub> = 25 V.	t <sub>ON</sub>		15		
Turn–OFF Time (90% $V_{IN}$ to 10% $I_D$ )	$I_D = 1.0 \text{ A}, \text{ Ext } R_G = 2.5 \Omega$	t <sub>OFF</sub>		116		
Slew-Rate ON (20% V <sub>DS</sub> to 50% V <sub>DS</sub> )	V <sub>in</sub> = 0 to 10 V, V <sub>DD</sub> = 12 V,	-dV <sub>DS</sub> /dt <sub>ON</sub>		2.43		V/μs
Slew-Rate OFF (80% V <sub>DS</sub> to 50% V <sub>DS</sub> )	$R_L = 4.7 \Omega$	dV <sub>DS</sub> /dt <sub>OFF</sub>		0.83		
SELF PROTECTION CHARACTERISTICS	$(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (N	lote 5)		-		
Current Limit	$V_{GS}$ = 5.0 V, $V_{DS}$ = 10 V $V_{GS}$ = 5.0 V, $T_J$ = 150°C (Note 3)	I <sub>LIM</sub>	10 5.0	15 10	20 15	Adc
Current Limit	$V_{GS}$ = 10 V, $V_{DS}$ = 10 V $V_{GS}$ = 10 V, $T_{J}$ = 150°C (Note 3)	I <sub>LIM</sub>	12 8.0	17 13	22 18	Adc
Temperature Limit (Turn-off)	V <sub>GS</sub> = 5.0 Vdc (Note 3)	T <sub>LIM(off)</sub>	150	175	200	°C
Thermal Hysteresis	$V_{GS} = 5.0 \text{ Vdc}$	$\Delta T_{LIM(on)}$	-	15	-	°C
Temperature Limit (Turn-off)	V <sub>GS</sub> = 10 Vdc (Note 3)	T <sub>LIM(off)</sub>	150	165	185	°C
Thermal Hysteresis	V <sub>GS</sub> = 10 Vdc	$\Delta T_{LIM(on)}$	-	15	-	°C
GATE INPUT CHARACTERISTICS (Note	3)					
Device ON Gate Input Current	V <sub>GS</sub> = 5 V I <sub>D</sub> = 1.0 A	I <sub>GON</sub>		50		μΑ
	V <sub>GS</sub> = 10 V I <sub>D</sub> = 1.0 A			400		
Current Limit Gate Input Current	$V_{GS}$ = 5 V, $V_{DS}$ = 10 V	I <sub>GCL</sub>		0.1		mA
	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 10 V			0.6		
Thermal Limit Fault Gate Input Current	$V_{GS}$ = 5 V, $V_{DS}$ = 10 V	I <sub>GTL</sub>		0.45		mA
	$V_{GS}$ = 10 V, $V_{DS}$ = 10 V			1.5		
ESD ELECTRICAL CHARACTERISTICS	$(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (N	ote 3)				
Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000	_	-	V
Electro-Static Discharge Capability	Machine Model (MM)	ESD	400	-	-	V

Not subject to production testing.
Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
Fault conditions are viewed as beyond the normal operating range of the part.

## **TYPICAL PERFORMANCE CURVES**






Figure 6. On-state Output Characteristics


Figure 7. Transfer Characteristics

## **TYPICAL PERFORMANCE CURVES**



## **TYPICAL PERFORMANCE CURVES**












Figure 15. Source-Drain Diode Forward Characteristics















#### **TYPICAL PERFORMANCE CURVES**





2%

1%

11111

Single Pulse

0.000001 0.00001

1

0.1

0.01



PULSE TIME (sec)

0.01

0.1

1

10

100

1000

0.001

0.0001

www.onsemi.com 7

# TEST CIRCUITS AND WAVEFORMS




Figure 24. Resistive Load Switching Test Circuit




Figure 25. Resistive Load Switching Waveforms

# TEST CIRCUITS AND WAVEFORMS





Figure 26. Inductive Load Switching Test Circuit





#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NCV8403ASTT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NCV8403ASTT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV8403ADTRKG	DPAK (Pb-Free)	2500 / Tape & Reel
NCV8403BDTRKG	DPAK (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





SCALE 1:1



1

SIDE VIEW

DETAIL A

A1

SOT-223 (TO-261) CASE 318E-04 **ISSUE R** 


FRONT VIEW

DATE 02 OCT 2018

NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS D & E DO NOT INCLUDE MOLD з. FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- AI IS DEFINED AS THE VERTICAL DISTANCE 5. FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- POSITIONAL TOLERANCE APPLIES TO 6. DIMENSIONS & AND &1.

	MI	LLIMETE	RS
DIM	MIN.	NDM.	MAX.
A	1.50	1.63	1.75
A1	0.02	0.06	0.10
b	0.60	0.75	0.89
b1	2.90	3.06	3.20
с	0.24	0.29	0.35
D	6.30	6.50	6.70
E	3.30	3.50	3.70
e		5.30 B2C	;
L	0.20		
L1	1.50	1.75	2.00
He	6.70	7.00	7.30
θ	0*		10°



DOCUMENT NUMBER:	98ASB42680B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2
ON Semiconductor and image trademarks of Semiconductor Components Industries, LLC day ON Semiconductor or its subsidiaries in the United States and/or other countries			

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

#### SOT-223 (TO-261) CASE 318E-04 ISSUE R

#### DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

# GENERIC MARKING DIAGRAM\*




- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document R Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.			

© Semiconductor Components Industries, LLC, 2018





\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolle		
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except		
NEW STANDARD:	REF TO JEDEC TO-252	"CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOUNT		PAGE 1 OF 2	

 $\left(\frac{\text{mm}}{\text{inches}}\right)$ 


SCALE 3:1

#### DATE 21 JUL 2015

- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE

OPTIONAL MOLD FEATURE.				
	INC	INCHES		ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

# **MARKING DIAGRAM\***



XXXXXX	= Device Code
A	= Assembly Location
L	= Wafer Lot
Y	= Year
WW	= Work Week
G	= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part





PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
А	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAM-BALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and with application or use of any product or circuit, and specifically disclaims any and all liability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be robided in scilluct data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters such the source or sustain life, or for any other application in which the failure of the SCILLC product save to only any license under its patent rights nor the rights of others. SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit Phone: 421 33 790 2910

For additional information, please contact your local

Sales Representative