# Automotive Grade Start-Stop Non-Synchronous Boost Controller

# **NCV8878**

The NCV8878 is a Non-Synchronous Boost controller designed to supply a minimum output voltage during Start-Stop vehicle operation battery voltage sags. The controller drives an external N-channel MOSFET. The device uses peak current mode control with internal slope compensation. The IC incorporates an internal regulator that supplies charge to the gate driver.

Protection features include, cycle-by-cycle current limiting and thermal shutdown.

Additional features include low quiescent current sleep mode operation. The NCV8878 is enabled when the supply voltage drops below the wake up threshold. Boost Operation is initiated when the supply voltage drops below the regulation set point.

## Features

- Automatic Enable Below Wake Up Threshold Voltage (Factory Programmable)
- Status Pin Diagnostic Function
- Override Disable Function
- Boost Mode Operation at Regulation Set Point
- $\pm 2\%$  Output Accuracy Over Temperature Range
- Peak Current Mode Control with Internal Slope Compensation
- Wide Input Voltage Range of 2 V to 40 V, 45 V Load Dump
- Low Quiescent Current in Sleep Mode (<12 µA Typical)
- Cycle-by-Cycle Current Limit Protection
- Hiccup-Mode Overcurrent Protection (OCP)
- Thermal Shutdown (TSD)
- This is a Pb–Free Device
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100

## **Typical Applications**

• Applications Requiring Regulated Voltage through Cranking and Start-Stop Operation



# **ON Semiconductor®**

## www.onsemi.com

1 SOIC-8 D SUFFIX CASE 751 STYLE N/A

## MARKING DIAGRAM



8878xx = Specific Device Code

xx = 01

Α

L

Y

W


= Assembly Location

= Wafer Lot

= Year

- = Work Week
- = Pb-Free Package






## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV887801D1R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.





## PACKAGE PIN DESCRIPTIONS

Pin No.	Pin Symbol	Function
1	STATUS	This is an open–drain diagnostic. IC status operation flag indicator. This output is a logic low when IC VOUT is below the wake up threshold voltage (Th <sub>ic,en</sub> ) and device is active. A pull–up resistor of around 80 k $\Omega$ should be connected between STATUS and a microcontroller reference. This output is a logic high when the IC is disabled or in UVLO.
2	ISNS	Current sense input. Connect this pin to the source of the external N–MOSFET, through a current–sense res- istor to ground to sense the switching current for regulation and current limiting.
3	GND	Ground reference.
4	GDRV	Gate driver output. Connect to gate of the external N–MOSFET. A series resistance can be added from GDRV to the gate to tailor EMC performance.
5	VDRV	Driving voltage. Internally-regulated supply for driving the external N-MOSFET, sourced from VOUT. Bypass with a 1.0 $\mu$ F ceramic capacitor to ground.
6	VOUT	Monitors output voltage and provides IC input voltage.
7	VC	Output of the voltage error transconductance amplifier. An external compensator network from VC to GND is used to stabilize the converter.
8	DISB	Disable input. This part is disabled when this pin is brought low.

## ABSOLUTE MAXIMUM RATINGS (Voltages are with respect to GND, unless otherwise indicated)

Rating	Value	Unit
Dc Supply Voltage (VOUT)	–0.3 to 40	V
Peak Transient Voltage (Load Dump on VOUT)	45	V
Dc Supply Voltage (VDRV, GDRV)	12	V
Dc Voltage (VC, ISNS)	-0.3 to 3.6	V
Dc Voltage (DISB, STATUS)	-0.3 to 6	V
Dc Voltage Stress (VOUT – VDRV)	–0.7 to 40	V
Operating Junction Temperature	-40 to 150	°C
Storage Temperature Range	-65 to 150	°C
Peak Reflow Soldering Temperature: Pb-Free, 60 to 150 seconds at 217°C	265 peak	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## PACKAGE CAPABILITIES

Chara	Value	Unit	
ESD Capability (All Pins)	Human Body Model	≥2.0	kV
Moisture Sensitivity Level		1	
Package Thermal Resistance	Junction–to–Ambient, $R_{\theta JA}$ (Note 1)	100	°C/W

1. 1 in<sup>2</sup>, 1 oz copper area used for heatsinking.

## **TYPICAL VALUES**

Part No.	D <sub>max</sub>	f <sub>S</sub>	Sa	V <sub>cl</sub>	I <sub>src</sub>	I <sub>sink</sub>	VOUT	SCE
NCV887801	83%	450 kHz	53 mV/μs	200 mV	800 mA	600 mA	6.8 V	N

ELECTRICAL CHARACTERISTICS (-40°C < T<sub>J</sub> < 150°C, 3.6 V < V<sub>OUT</sub> < 40 V, unless otherwise specified) Min/Max values are guaranteed by test, design or statistical correlation.

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
GENERAL				-	-	-
Quiescent Current, Sleep Mode	I <sub>q,sleep</sub>	$V_{OUT}$ = 13.2 V, T <sub>J</sub> = 25°C, DISB = 0 V	_	12	14	μA
Quiescent Current, No switching	I <sub>q,off</sub>	Into V <sub>OUT</sub> pin, VOUT,reg < V <sub>OUT</sub> < VOUT,des, No switching	-	2.2	4.0	mA
OSCILLATOR		•		•		•
Switching Frequency	F <sub>SW</sub>	NCV887801	405	450	495	kHz
Minimum Pulse Width	t <sub>on,min</sub>		90	115	145	ns
Maximum Duty Cycle	D <sub>max</sub>		81	83	85	%
Slope Compensating Ramp (Note 2)	Sa	NCV887801	46	53	60	mV/ μs
STATUS FLAG						
STATUS Wake Up Delay		V <sub>OUT</sub> < 7.3 V Th <sub>ic,en</sub>	-	9.3	14	μs
STATUS Pull-down Capability		Sinking 1.0 mA	-	-	400	mV
DISABLE						
DISB Pull-down Current (Note 2)	I <sub>DIS</sub>	V <sub>DIS</sub> = 5 V	-	0.6	1.0	μA
DISB Input High Voltage	V <sub>d,ih</sub>		2.0	-	5.0	V
DISB Input High Voltage Hysteresis	V <sub>d,hys</sub>		-	500	-	mV
DISB Input Low Voltage	V <sub>d,il</sub>		0	-	800	mV
CURRENT SENSE AMPLIFIER						
Low-Frequency Gain	A <sub>csa</sub>	Input–to–output gain at dc, ISNS $\leq$ 1 V	0.9	1.0	1.1	V/V
Bandwidth	BW <sub>csa</sub>	Gain of A <sub>csa</sub> – 3 dB	2.5	-	-	MHz
ISNS Input Bias Current	I <sub>sns,bias</sub>	Out of ISNS pin	-	30	50	μA
Current Limit Threshold Voltage	V <sub>cl</sub>	Voltage on ISNS pin NCV887801	180	200	220	mV
Current Limit, Response Time (Note 2)	t <sub>cl</sub>	CL tripped until GDRV falling edge, $V_{ISNS} = V_{cl}(typ) + 60 \text{ mV}$	-	80	125	ns
Overcurrent Protection, Threshold Voltage	%V <sub>ocp</sub>	Percent of V <sub>cl</sub>	125	150	175	%
Overcurrent Protection, Response Time (Note 2)	t <sub>ocp</sub>	From overcurrent event, Until switching stops, $V_{ISNS} = V_{OCP} + 40 \text{ mV}$	-	80	125	ns
VOLTAGE ERROR OPERATIONAL T	RANSCOND	UCTANCE AMPLIFIER				
Transconductance	g <sub>m,vea</sub>	$V_{OUT} = \pm 100 \text{ mV}$	0.8	1.2	1.63	mS
VEA Output Resistance (Note 2)	R <sub>o,vea</sub>		2.0	-	-	MΩ
VEA Maximum Output Voltage	V <sub>c,max</sub>		2.5	-	-	V
VEA Sourcing Current	I <sub>src,vea</sub>	VEA output current, Vc = 2.0 V	80	100	-	μA
VEA Sinking Current	I <sub>snk,vea</sub>	VEA output current, Vc = 1.5 V	80	100	-	μA
VEA Clamp Voltage	V <sub>c,clamp</sub>	V <sub>OUT</sub> < VOUT,des	-	1.1	-	V
GDRV Switching Delay		V <sub>OUT</sub> < VOUT,des or when IC DISB goes from low to high with Vc pin compensation network disconnected	-	55	64	μs
GATE DRIVER		•				

Sourcing Current	I <sub>src</sub>	$V_{DRV} \geq$ Typical Driving Voltage Specification, $V_{DRV}$ – $V_{GDRV}$ = 2 V	550	800	-	mA	
------------------	------------------	--	-----	-----	---	----	--


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Not tested in production. Limits are guaranteed by design.

ELECTRICAL CHARACTERISTICS (-40°C < T<sub>J</sub> < 150°C, 3.6 V < V<sub>OUT</sub> < 40 V, unless otherwise specified) Min/Max values are guaranteed by test, design or statistical correlation.


Characteristic	Symbol	Conditions		Min	Тур	Max	Unit
GATE DRIVER							
Sinking Current	I <sub>sink</sub>	$V_{GDRV} \ge 2 V$		480	600	-	mA
Driving Voltage Dropout (Note 2)	V <sub>drv,do</sub>	$V_{OUT} - V_{DRV}$ , $Iv_{DRV} = 25 \text{ mA}$	$V_{OUT} - V_{DRV}$ , $Iv_{DRV} = 25 \text{ mA}$		0.3	0.6	V
Driving Voltage Source Current	l <sub>drv</sub>	V <sub>OUT</sub> – V <sub>DRV</sub> = 1 V		35	45	-	mA
Backdrive Diode Voltage Drop	V <sub>d,bd</sub>	$V_{DRV} - V_{OUT}$ , $I_{d,bd} = 5 \text{ mA}$		-	-	0.7	V
Driving Voltage	V <sub>DRV</sub>	I <sub>VDRV</sub> = 0.1 – 25 mA		5.8	6.0	6.2	V
Pull-down Resistance				-	21	-	kΩ
UVLO							
Undervoltage Lock-out, Threshold Voltage	V <sub>uvlo,fall</sub>	V <sub>OUT</sub> falling		3.40	3.59	3.80	V
Undervoltage Lock-out	V <sub>uvlo, rise</sub>	V <sub>OUT</sub> rising		3.90	4.05	4.20	V
THERMAL SHUTDOWN							
Thermal Shutdown Threshold (Note 2)	T <sub>sd</sub>	$T_J$ rising		160	170	180	°C
Thermal Shutdown Hysteresis (Note 2)	T <sub>sd,hys</sub>	T <sub>J</sub> falling		10	15	20	°C
Thermal Shutdown Delay (Note 2)	t <sub>sd,dly</sub>	From $T_J > T_{sd}$ to stop switchin	ıg	_	-	100	ns
VOLTAGE REGULATION							
Voltage Regulation	VOUT <sub>,reg</sub>		NCV887801	6.66	6.80	6.94	V
Threshold IC Enable		V <sub>OUT</sub> descending	NCV887801	7.10	7.30	7.50	V
Threshold IC Disable		V <sub>OUT</sub> ascending	NCV887801	7.55	7.75	7.95	V
Threshold IC Enable – Voltage Reg- ulation			NCV887801	0.32	0.5	-	V
Threshold IC Disable – Threshold IC Enable			NCV887801	-	0.4	-	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Not tested in production. Limits are guaranteed by design.


# **TYPICAL CHARACTERISTICS**



# **TYPICAL CHARACTERISTICS**



## THEORY OF OPERATION



#### DISB

The DISB pin provides an IC disable function. When a DC logic-low voltage is applied to this pin, the NCV8878 enters a low quiescent sleep mode, permitting an external signal to either shutdown the IC or disable the wakeup function.

## Regulation

The NCV8878 is a non-synchronous boost controller designed to supply a minimum output voltage during Start-Stop vehicle operation battery voltage sags. The NCV8878 is in low quiescent current sleep mode under normal battery operation (12 V) and is enabled when the supply voltage drops below the descending threshold (7.3 V for the NCV887801). Boost operation is initiated when the supply voltage is below the regulation set point (6.8 V for the NCV887801). Once the supply voltage sag condition ends and begins to increase, the NCV8878 boost operation will cease when the supply voltage increases beyond the regulation set point. The NCV8878 low quiescent current sleep mode resumes once the supply voltage increases beyond the ascending voltage threshold (7.7 V for the NCV887801).

The NCV8878 VOUT pin serves the dual purpose: (1) powering the NCV8878 and (2) providing the regulation feedback signal. The feedback network is imbedded within the IC to eliminate the constant current battery drain that would exist with the use of external voltage feedback resistors.

There is no soft-start operating mode. The NCV8878 will instantly respond to a voltage sag so as to maintain normal operation of downstream loads. Once the NCV8878 is enabled, the voltage error operational transconductance amplifier supplies current to set VC to 1.1 V to minimize the

feedback loop response time when the battery voltage sag goes below the regulation set point.

#### **Current Mode Control**

The NCV8878 incorporates a current mode control scheme, in which the PWM ramp signal is derived from the power switch current. This ramp signal is compared to the output of the error amplifier to control the on-time of the power switch. The oscillator is used as a fixed-frequency clock to ensure a constant operational frequency. The resulting control scheme features several advantages over conventional voltage mode control. First, derived directly from the inductor, the ramp signal responds immediately to line voltage changes. This eliminates the delay caused by the output filter and the error amplifier, which is commonly found in voltage mode controllers. The second benefit comes from inherent pulse-by-pulse current limiting by merely clamping the peak switching current. Finally, since current mode commands an output current rather than voltage, the filter offers only a single pole to the feedback loop. This allows for a simpler compensation.

The NCV8878 also includes a slope compensation scheme in which a fixed ramp generated by the oscillator is added to the current ramp. A proper slope rate is provided to improve circuit stability without sacrificing the advantages of current mode control.

## **Current Limit**

The NCV8878 features two current limit protections, peak current mode and over current latch off. When the current sense amplifier detects a voltage above the peak current limit between ISNS and GND after the current limit leading edge blanking time, the peak current limit causes the power switch to turn off for the remainder of the cycle. Set the current limit with a resistor from ISNS to GND, with  $R = V_{CL} / I_{limit}$ .

If the voltage across the current sense resistor exceeds the over current threshold voltage the device enters over current hiccup mode. The device will remain off for the hiccup time and then go through the soft-start procedure.

### UVLO

Input Undervoltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when VIN is too low to support the internal rails and power the controller. The IC will start up when enabled and VIN surpasses the UVLO threshold plus the UVLO hysteresis and will shut down when VIN drops below the UVLO threshold or the part is disabled.

#### VDRV

An internal regulator provides the drive voltage for the gate driver. Bypass with a ceramic capacitor to ground to ensure fast turn on times. The capacitor should be between 0.1  $\mu$ F and 1  $\mu$ F, depending on switching speed and charge requirements of the external MOSFET.

VDRV uses an internal linear regulator to charge the VDRV bypass capacitor. VOUT must be decoupled at the IC by a capacitor that is equal or larger in value than the VDRV decoupling capacitor.

#### **APPLICATION INFORMATION**

#### **Design Methodology**

This section details an overview of the component selection process for the NCV8878 in continuous conduction mode boost. It is intended to assist with the design process but does not remove all engineering design work. Many of the equations make heavy use of the small ripple approximation. This process entails the following steps:

1. Define Operational Parameters

- 2. Select Current Sense Resistor
- 3. Select Output Inductor
- 4. Select Output Capacitors
- 5. Select Input Capacitors
- 6. Select Compensator Components
- 7. Select MOSFET(s)
- 8. Select Diode
- 9. Design Notes

10. Determine Feedback Loop Compensation Network

#### 1. Define Operational Parameters

Before beginning the design, define the operating parameters of the application. These include:

V<sub>IN(min)</sub>: minimum input voltage [V]

VIN(max): maximum input voltage [V]

V<sub>OUT</sub>: output voltage [V]

I<sub>OUT(max)</sub>: maximum output current [A]

I<sub>CL</sub>: desired typical cycle-by-cycle current limit [A]

From this the ideal minimum and maximum duty cycles can be calculated as follows:

$$D_{min} = 1 - \frac{V_{IN(max)}}{V_{OUT}}$$
$$D_{max} = 1 - \frac{V_{IN(min)}}{V_{OUT}}$$

Both duty cycles will actually be higher due to power loss in the conversion. The exact duty cycles will depend on conduction and switching losses. If the maximum input voltage is higher than the output voltage, the minimum duty cycle will be negative. This is because a boost converter cannot have an output lower than the input. In situations where the input is higher than the output, the output will follow the input, minus the diode drop of the output diode and the converter will not attempt to switch.

If the calculated  $D_{max}$  is higher the  $D_{max}$  of the NCV8878, the conversion will not be possible. It is important for a boost converter to have a restricted  $D_{max}$ , because while the ideal conversion ration of a boost converter goes up to infinity as D approaches 1, a real converter's conversion ratio starts to decrease as losses overtake the increased power transfer. If the converter is in this range it will not be able to regulate properly.

If the following equation is not satisfied, the device will skip pulses at high  $V_{IN}$ :

$$\frac{\mathsf{D}_{\min}}{f_{\mathsf{S}}} \geq \mathsf{t}_{\mathsf{on}(\min)}$$

Where: f<sub>s</sub>: switching frequency [Hz] t<sub>on(min)</sub>: minimum on time [s]

#### 2. Select Current Sense Resistor

Current sensing for peak current mode control and current limit relies on the MOSFET current signal, which is measured with a ground referenced amplifier. The easiest method of generating this signal is to use a current sense resistor from the source of the MOSFET to device ground. The sense resistor should be selected as follows:

$$\mathsf{R}_{\mathsf{S}} = \frac{\mathsf{V}_{\mathsf{CL}}}{\mathsf{I}_{\mathsf{CL}}}$$

Where:  $R_S$ : sense resistor [ $\Omega$ ]  $V_{CL}$ : current limit threshold voltage [V]  $I_{CL}$ : desire current limit [A]

#### 3. Select Output Inductor

The output inductor controls the current ripple that occurs over a switching period. A high current ripple will result in excessive power loss and ripple current requirements. A low current ripple will result in a poor control signal and a slow current slew rate in case of load steps. A good starting point for peak to peak ripple is around 20–40% of the inductor current at the maximum load at the worst case V<sub>IN</sub>, but operation should be verified empirically. The worst case V<sub>IN</sub> is half of  $V_{OUT}$ , or whatever  $V_{IN}$  is closest to half of  $V_{OUT}$ . After choosing a peak current ripple value, calculate the inductor value as follows:

$$\mathsf{L} = \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{WC})} \, \mathsf{D}_{\mathsf{WC}}}{\Delta \mathsf{I}_{\mathsf{L},\mathsf{max}} \, f_{\mathsf{s}}}$$

Where: V<sub>IN(WC)</sub>: V<sub>IN</sub> value as close as possible to half of V<sub>OUT</sub> [V]

 $D_{WC}$ : duty cycle at  $V_{IN(WC)}$ 

 $\Delta I_{L,max}$ : maximum peak to peak ripple [A]

The maximum average inductor current can be calculated as follows:

$$I_{L,AVG} = \frac{V_{OUT}I_{OUT(max)}}{V_{IN(min)}\eta}$$

The Peak Inductor current can be calculated as follows:

$$\mathsf{I}_{\mathsf{L},\mathsf{peak}} = \mathsf{I}_{\mathsf{L},\mathsf{avg}} + \frac{\Delta \mathsf{I}_{\mathsf{L},\mathsf{max}}}{2}$$

Where: I<sub>L,peak</sub>: Peak inductor current value [A]

#### 4. Select Output Capacitors

The output capacitors smooth the output voltage and reduce the overshoot and undershoot associated with line transients. The steady state output ripple associated with the output capacitors can be calculated as follows:

$$\frac{\mathsf{DI}_{\mathsf{OUT}(\mathsf{max})}}{\mathit{fC}_{\mathsf{OUT}}} + \left(\frac{\mathsf{I}_{\mathsf{OUT}(\mathsf{max})}}{1-\mathsf{D}} + \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{min})}\mathsf{D}}{2\mathit{fL}}\right) \! \mathsf{R}_{\mathsf{ESR}}$$

The capacitors need to survive an RMS ripple current as follows:

$$I_{\text{Cout}(\text{RMS})} = I_{\text{OUT}} \sqrt{\frac{D_{\text{WC}}}{D'_{\text{WC}}} + \frac{D_{\text{WC}}}{12} \left(\frac{D'_{\text{WC}}}{\frac{L}{R_{\text{OUT}} \times T_{\text{SW}}}}\right)^2}$$

The use of parallel ceramic bypass capacitors is strongly encouraged to help with the transient response.

#### 5. Select Input Capacitors

The input capacitor reduces voltage ripple on the input to the module associated with the ac component of the input current.

$$I_{Cin(RMS)} = \frac{V_{IN(WC)}{}^2 D_{WC}}{L f_s V_{OUT} 2 \sqrt{3}}$$

#### 6. Select Compensator Components

Current Mode control method employed by the NCV8878 allows the use of a simple, Type II compensation to optimize the dynamic response according to system requirements.

#### 7. Select MOSFET(s)

In order to ensure the gate drive voltage does not drop out the MOSFET(s) chosen must not violate the following inequality:

$$Q_{g(total)} \leq \frac{I_{drv}}{f_s}$$

Where: Q<sub>g(total)</sub>: Total Gate Charge of MOSFET(s) [C] I<sub>drv</sub>: Drive voltage current [A]

 $f_s$ : Switching Frequency [Hz]

The maximum RMS Current can be calculated as follows:

$$I_{Q(max)} = I_{out} \frac{\sqrt{D}}{D'}$$

The maximum voltage across the MOSFET will be the maximum output voltage, which is the higher of the maximum input voltage and the regulated output voltaged:

$$V_{Q(max)} = V_{OUT(max)}$$

#### 8. Select Diode

The output diode rectifies the output current. The average current through diode will be equal to the output current:

# $I_{D(avg)} = I_{OUT(max)}$

Additionally, the diode must block voltage equal to the higher of the output voltage and the maximum input voltage:

$$V_{D(max)} = V_{OUT(max)}$$

The maximum power dissipation in the diode can be calculated as follows:

$$P_D = V_{f(max)} I_{OUT(max)}$$

Where: P<sub>d</sub>: Power dissipation in the diode [W]

V<sub>f(max)</sub>: Maximum forward voltage of the diode [V]

# 9. Design Notes

- VOUT serves a dual purpose (feedback and IC power). The VDRV circuit has a current pulse power draw resulting in current flow from the output sense location to the IC. Trace ESL will cause voltage ripple to develop at IC pin VOUT which could affect performance.
  - Use a 1 μF IC VOUT pin decoupling capacitor close to IC in addition to the VDRV decoupling capacitor.
- Classic feedback loop measurements are not possible (VOUT pin serves a dual purpose as a feedback path and IC power). Feedback loop computer modeling recommended.
  - A step load test for stability verification is recommended.
- Compensation ground must be dedicated and connected directly to IC ground.
  - Do not use vias. Use a dedicated ground trace.
- IC ground & current sense resistor ground sense point must be located on the same side of PCB.
  - Vias introduce sufficient ESR/ESL voltage drop which can degrade the accuracy of the current feedback signal amplitude (signal bounce) and should be avoided.
- Star ground should be located at IC ground pad.
  - This is the location for connecting the compensation and current sense grounds.
- The IC architecture has a leading edge ISNS blanking circuit. In some instances, current pulse leading edge current spike RC filter may be required.
  - If required, 330 pF + 250  $\Omega$  are a recommended evaluation starting point.
- R<sub>DAMPING</sub> (optional)
  - The IC-VOUT pin may be located a few cm from the output voltage sensing point. Parasitic inductance from the feedback trace (roughly 5 nH/cm) results in the requirement for a decoupling capacitor ( $C_{decoupling} = 1 \ \mu F$  recommended) next to the IC-VOUT pin to support the VDRV charging pulses. The IC-VDRV energy is replenished from current pulses by an internal linear regulator whose charging frequency corresponds to that of the IC oscillator (phase lag may occur; some charging pulses may occasionally be skipped depending on the state of the VDRV voltage). The trace's parasitic inductance can introduce a low amplitude damped voltage oscillation between the IC-VOUT and the output voltage sense location which may result in minor frequency jitter.

- If the measured frequency jitter is objectionable, it may be attenuated by placing a series damping resistor (R<sub>damp</sub>) in the feedback path between the output voltage sense and IC-VOUT. The resulting filter introduced by R<sub>damp</sub> introduces a high frequency pole in the feedback loop path. The RC filter 3 dB pole frequency must be chosen at a minimum of 1 decade above the design's feedback loop cross-over frequency (at minimum power supply input voltage where the worst case phase margin will occur) to avoid deteriorating the feedback loop cross-over frequency phase margin.
- The average operating current demand from the IC is dominated by the MOSFET gate drive power energy consumption ( $I_{VDRV} = Q_g(tot)_6V \ge f_{osc}$ ). The  $I_{VDRV} \ge R_{damp}$  voltage drop results in a corresponding increase in power supply regulation voltage.  $R_{damp}$  is typically 0.68  $\Omega$ , so the resulting increase in output voltage regulation will be minimal (10-30 mV may be typical).

## 10. Determine Feedback Loop Compensation Network

The purpose of a compensation network is to stabilize the dynamic response of the converter. By optimizing the compensation network, stable regulation response is achieved for input line and load transients.

Compensator design involves the placement of poles and zeros in the closed loop transfer function. Losses from the boost inductor, MOSFET, current sensing and boost diode losses also influence the gain and compensation expressions. The OTA has an ESD protection structure  $(R_{ESD} \approx 502 \ \Omega$ , data not provided in the datasheet) located on the die between the OTA output and the IC package compensation pin (VC). The information from the OTA PWM feedback control signal (V<sub>CTRL</sub>) may differ from the IC–VC signal if  $R_2$  is of similar order of magnitude as  $R_{ESD}$ . The compensation and gain expressions which follow take influence from the OTA output impedance elements into account.

Type–I compensation is not possible due to the presence of  $R_{ESD}$ . The Figure 14 compensation network corresponds to a Type–II network in series with  $R_{ESD}$ . The resulting control–output transfer function is an accurate mathematical model of the IC in a boost converter topology. The model does have limitations and a more accurate SPICE model should be considered for a more detailed analysis:

- The attenuating effect of large value ceramic capacitors in parallel with output electrolytic capacitor ESR is not considered in the equations.
- The efficiency term  $\eta$  should be a reasonable operating condition estimate.




Figure 14. NCV8878 OTA and Compensation

A worksheet as well as a SPICE model which may be used for selecting compensation components  $R_2$ ,  $C_1$ ,  $C_2$  is available at the ON Semiconductor web site (http://onsemi.com/PowerSolutions/product.do?id=NCV8 878). The following equations may be used to analyze the Figure 10 boost converter. Required input design parameters for analysis are:

$$\begin{split} V_{d} &= \text{Boost diode } V_{f}\left(V\right) \\ V_{IN} &= \text{Boost supply input voltage (V)} \\ R_{i} &= \text{Current sense resistor } (\Omega) \\ R_{DS(on)} &= \text{MOSFET } R_{DS(on)}\left(\Omega\right) \\ C_{OUT} &= \text{Bulk output capacitor value (F)} \\ R_{sw\_eq} &= R_{DS(on)} + R_{i}, \text{ for the boost continuous conduction mode (CCM) expressions} \\ r_{CF} &= \text{Bulk output capacitor ESR } (\Omega) \end{split}$$

$$\begin{split} &R_{OUT} = Equivalent resistance of output load (\Omega) \\ &P_{out} = Output Power (W) \\ &L = Boost inductor value (H) \\ &r_L = Boost inductor ESR (\Omega) \\ &T_s = 1/f_s, where f_s = clock frequency (Hz) \\ &V_{OUT} = Device specific output voltage (e.g. 6.8 V for NCV887801) (V) \\ &V_{ref} = OTA internal voltage reference = 1.2 V \\ &R_0 = OTA output resistance = 3 M\Omega \\ &S_a = IC slope compensation (e.g. 53 mV/\mu s for NCV887801) \\ &g_m = OTA transconductance = 1.2 mS \\ &D = Controller duty ratio \\ &D' = 1 - D \end{split}$$

Necessary equations for describing the modulator gain ( $V_{ctrl}$ -to- $V_{out}$  gain)  $H_{ctrl}_{output(f)}$  are described in Table 1.

## Table 1. BOOST CCM TRANSFER FUNCTION EXPRESSIONS

Duty ratio (D)	
	$\left(2R_{OUT}V_{d}V_{IN} - \left[R_{sw\_eq} + R_{OUT}\left(\frac{V_{IN}}{V_{OUT}} - 2\right)\right]V_{OUT}^{2} - V_{OUT}\sqrt{R_{OUT}\left(\frac{R_{OUT}V_{IN}^{2} + 2R_{sw\_eq}V_{IN}V_{OUT} - 4V_{d}R_{sw\_eq}V_{IN}}{-4R_{sw\_eq}V_{OUT}^{2} - 4r_{L}V_{d}V_{IN} - 4r_{L}V_{OUT}^{2}}\right) + R_{sw\_eq}^{2}V_{OUT}^{2}}\right)$
	$2R_{OUT}(V_{OUT}^2 + V_d V_{IN})$
V <sub>out</sub> /V <sub>in</sub> Power Supply DC Conversion Ratio (M)	$\frac{1}{1-D} \left[ 1 - \frac{(1-D)V_{d}}{V_{OUT}} \right] \left[ \frac{1}{1 + \frac{1}{(1-D)^{2} \left( \frac{r_{L} + DR_{sw\_eq}}{R_{OUT}} \right)}} \right]$
Average Inductor Current (I <sub>lave</sub> )	$\frac{P_{OUT}}{V_{IN} \mathfrak{\eta}}$
Inductor On–slope (S <sub>n</sub> )	$\frac{V_{IN} - I_{Lave}(r_{L} + R_{sw_eq})}{L}R_{i}$
Compensation Ramp (m <sub>c</sub> )	$1 + \frac{S_a}{S_n}$
C <sub>out</sub> ESR Zero (ω <sub>z1</sub> )	1 r <sub>CF</sub> C <sub>OUT</sub>
Right-half- plane Zero (ω <sub>z2</sub> )	$\frac{(1-D)^{2}}{L} \left( R_{OUT} - \frac{r_{CF}R_{OUT}}{r_{CF} + R_{OUT}} \right) - \frac{r_{L}}{L}$
Low Frequency Modulator Pole (ω <sub>p1</sub> )	$\frac{\frac{2}{P_{OUT}} + \frac{T_{s}}{LM^{3}}m_{c}}{C_{OUT}}$
Sampling Double Pole (ω <sub>n</sub> )	$\frac{\pi}{T_s}$
Sampling Quality Coefficient (Q <sub>p</sub> )	$\frac{1}{\pi(m_c(1 - D) - 0.5)}$
Fm	$\frac{1}{2M + \frac{R_{OUT}T_s}{LM^2} \left(\frac{1}{2} + \frac{s_a}{s_n}\right)}$
H <sub>d</sub>	$\frac{\eta R_{OUT}}{R_i}$
Control-out- put Transfer Function (H <sub>ctrl_output</sub> (f))	$F_m H_d \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right)} \frac{\left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_n Q_p} + \left(j\frac{2\pi f}{\omega_n}\right)^2\right)}$

Once the desired cross-over frequency (f<sub>c</sub>) gain adjustment and necessary phase boost are determined from the  $H_{ctrl_output}(f)$  gain and phase plots, the Table 2 equations may be used. It should be noted that minor compensation component value adjustments may become necessary when  $R_2 \leq \sim 10 \cdot R_{esd}$  as a result of approximations for determining components  $R_2$ ,  $C_1$ ,  $C_2$ .


# Table 2. OTA COMPENSATION TRANSFER FUNCTION AND COMPENSATION VALUES

Desired OTA Gain at Cross-over Frequency $f_{c}\left(G\right)$	$\frac{\text{desired}\_G_{\text{ie\_gat_,de}}}{20}$
Desired Phase Boost at Cross-over Frequency f <sub>c</sub> (boost)	$\Big(  heta_{margin} - arg \Big( H_{ctrl\_output}(fc) \Big) \frac{180^\circ}{\pi} - 90^\circ \Big) \frac{\pi}{180^\circ}$
Select OTA Compensation Zero to Coincide with Modulator Pole at $f_{p1}$ ( $f_z$ )	$\frac{\omega_{p1e}}{2\pi}$
Resulting OTA High Frequency Pole Placement (f <sub>p</sub> )	$\frac{f_z f_c + f_c^2 \tan(boost)}{f_c - f_z \tan(boost)}$
Compensation Resistor (R <sub>2</sub> )	$\frac{f_p G}{f_p - f_z} \frac{V_{OUT}}{1.2 g_m} \frac{\sqrt{1 + \left(\frac{f_c}{f_p}\right)^2}}{\sqrt{1 + \left(\frac{f_z}{f_p}\right)^2}}$
Compensation Capacitor (C <sub>1</sub> )	$\frac{1}{2\pi f_z R_2}$
Compensation Capacitor (C <sub>2</sub> )	$\frac{1}{2\pi f_p G} \frac{1.2 g_m}{V_{OUT}}$
OTA DC Gain (G <sub>0_OTA</sub> )	$\frac{V_{ref}}{V_{OUT}}g_mR_0$
Low Frequency Zero ( $\omega_{z1e}$ )	$\frac{1}{2} \frac{\left(R_{2} + R_{esd}\right)}{R_{2}R_{esd}C_{2}} \left[1 - \sqrt{1 - 4\frac{R_{2}R_{esd}C_{2}}{\left(R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$
High Frequency Zero (ω <sub>z2e</sub> )	$\frac{1}{2} \frac{\left(R_{2} + R_{esd}\right)}{R_{2}R_{esd}C_{2}} \left[1 + \sqrt{1 - 4\frac{R_{2}R_{esd}C_{2}}{\left(R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$
Low Frequency Pole ( $\omega_{p1e}$ )	$\frac{1}{2} \frac{\left(R_{0} + R_{2} + R_{esd}\right)}{R_{2}\left(R_{0} + R_{esd}\right)C_{2}} \left[1 - \sqrt{1 - 4\frac{R_{2}\left(R_{0} + R_{esd}\right)C_{2}}{\left(R_{0} + R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$
High Frequency Pole (ω <sub>p2e</sub> )	$\frac{1}{2} \frac{\left(R_{0} + R_{2} + R_{esd}\right)}{R_{2}\left(R_{0} + R_{esd}\right)C_{2}} \left[1 + \sqrt{\frac{1 - 4\frac{R_{2}\left(R_{0} + R_{esd}\right)C_{2}}{\left(R_{0} + R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$
OTA Transfer Function (G <sub>OTA</sub> (f))	$-G_{0\_OTA} \frac{1 + j\frac{2\pi f}{\varpi_{z1e}}}{1 + j\frac{2\pi f}{\varpi_{p1e}}} \frac{1 + j\frac{2\pi f}{\varpi_{z2e}}}{1 + j\frac{2\pi f}{\varpi_{p2e}}}$

The open-loop-response in closed-loop form to verify the gain/phase margins may be obtained from the following expressions.

$$T(f) = G_{OTA}(f)H_{ctrl_output}(f)$$





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolle			
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except			
NEW STANDARD:		"CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8, NB		PAGE 1 OF 3		

#### SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER 2. COLLECTOR COLLECTOR З. EMITTER 4. 5 FMITTER BASE 6. 7. BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 2. 3. COLLECTOR, DIE #2 EMITTER, COMMON 4. 5. EMITTER, COMMON BASE, DIE #2 6. 7. BASE, DIE #1 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2 SOURCE SOURCE З. 4. GATE DRAIN DRAIN 5. 6. DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT 3 V10UT 4. TXE 5. RXE 6. VEE 7. GND ACC 8. STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7 CATHODE 6 8. STYLE 25: PIN 1. VIN 2. N/C З. REXT GND IOUT 4. 5. 6. IOUT 7 IOUT 8. IOUT STYLE 29: PIN 1. BASE, DIE #1 EMITTER, #1 2. З. BASE #2 EMITTER, #2 4. 5. COLLECTOR, #2 6. COLLECTOR, #2 COLLECTOR, #1 7.

8

COLLECTOR, #1

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 COLLECTOR, #2 4. 5 BASE #2 EMITTER, #2 6. 7. BASE, #1 8. EMITTER, #1 STYLE 6: PIN 1. SOURCE 2 DRAIN DRAIN З. 4. SOURCE 5. SOURCE GATE 6. 7. GATE 8. SOURCE STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND BIAS 2 6. 7. INPUT 8. GROUND STYLE 14: PIN 1. N-SOURCE N–GATE
P–SOURCE 4. P-GATE 5. P-DRAIN P-DRAIN 6. 7. N-DRAIN 8. N-DRAIN STYLE 18: PIN 1. ANODE ANODE SOURCE 2. 3 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 COMMON CATHODE/VCC 2. З. COMMON CATHODE/VCC I/O LINE 3 4. COMMON ANODE/GND 5. 6. I/O LINE 4 7 I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2. dv/dt З. ENABLE 4. 5. II IMIT SOURCE 6. SOURCE 7 SOURCE 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 GATE 2 З. 4. SOURCE 2 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6. 7. SOURCE 1/DRAIN 2

8. GATE 1

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN #1 DRAIN, #2 З. DRAIN, #2 4. 5 GATE #2 SOURCE, #2 6. 7. GATE, #1 8. SOURCE, #1 STYLE 7: I. INPUT EXTERNAL BYPASS THIRD STAGE SOURCE З. GROUND 4. 5. DRAIN GATE 3 6. 7. SECOND STAGE Vd 8. FIRST STAGE Vd STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5 DRAIN 2 DRAIN 2 6. 7. DRAIN 1 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 ANODE 1 4. CATHODE, COMMON CATHODE, COMMON 5. 6. CATHODE, COMMON 7. 8. CATHODE, COMMON STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3 GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND 2. COMMON ANODE/GND З. LINE 2 IN 4. 5. LINE 2 OUT 6. COMMON ANODE/GND COMMON ANODE/GND 7 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT 2. OVLO З. UVLO 4. INPUT-SOURCE 5. SOURCE 6. 7 SOURCE DRAIN 8.

#### DATE 16 FEB 2011

STYLE 4: PIN 1. ANODE 2. ANODE ANODE З. ANODE 4. 5 ANODE ANODE 6. 7. ANODE 8. COMMON CATHODE STYLE 8: PIN 1. COLLECTOR, DIE #1 2 BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 EMITTER. #2 5. 6. 7. EMITTER, #1 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. SOURCE 4. GATE 5 DRAIN DRAIN 6. 7. DRAIN 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 BASE, DIE #2 4. COLLECTOR, DIE #2 COLLECTOR, DIE #2 5. 6. COLLECTOR, DIE #1 7. 8. COLLECTOR, DIE #1 STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. COLLECTOR/ANODE COLLECTOR/ANODE З. 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7 COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC\_OFF 3. DASIC\_SW\_DET 4. GND V MON 5. VBULK 6. 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. I versions are uncontrolled except when stamp	
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8, NB	PAGE 2	OF 3





## PAGE 3 OF 3

ISSUE REVISION DATE	
	DATE
ADDED STYLE 25. REQ. BY S. CHANG.	15 MAR 2004
ADDED CORRECTED MARKING DIAGRAMS. REQ. BY S. FARRETTA.	13 AUG 2004
CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY S. FARRETTA.	18 NOV 2004
UPDATED SCALE ON FOOTPRINT. REQ. BY S. WEST.	31 JAN 2005
UPDATED MARKING DIAGRAMS. REQ. BY S. WEST. ADDED STYLE 26. REQ. BY S. CHANG.	14 APR 2005
ADDED STYLE 27. REQ. BY S. CHANG.	30 JUN 2005
ADDED STYLE 28. REQ. BY S. CHANG.	09 MAR 2006
ADDED STYLE 29. REQ. BY D. HELZER.	19 SEP 2007
AK ADDED STYLE 30. REQ. BY I. CAMBALIZA.	16 FEB 2011
	CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY S. FARRETTA. UPDATED SCALE ON FOOTPRINT. REQ. BY S. WEST. UPDATED MARKING DIAGRAMS. REQ. BY S. WEST. ADDED STYLE 26. REQ. BY S. CHANG. ADDED STYLE 27. REQ. BY S. CHANG. ADDED STYLE 28. REQ. BY S. CHANG. ADDED STYLE 29. REQ. BY D. HELZER.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and 💷 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit Phone: 421 33 790 2910

For additional information, please contact your local

Sales Representative