Product Preview N-Channel Power MOSFET 500 V, 1.5 Ω

Features

- Low ON Resistance
- Low Gate Charge
- 100% Avalanche Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com

V _{DSS}	R _{DS(ON)} (MAX) @ 2.2 A
500 V	1.5 Ω

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)


Rating	Symbol	Тур	Unit
Drain-to-Source Voltage	V _{DSS}	500	V
Continuous Drain Current $R_{\theta JC}$	Ι _D	5 (Note 1)	A
Continuous Drain Current $R_{\theta JC}$, $T_A = 100^{\circ}C$	I _D	3.2 (Note 1)	A
Pulsed Drain Current, V_{GS} @ 10 V	I _{DM}	20 (Note 1)	A
Power Dissipation $R_{\theta JC}$	PD	28	W
Gate-to-Source Voltage	V_{GS}	±30	V
Single Pulse Avalanche Energy, $I_D = 5.0 A$	E _{AS}	130	mJ
ESD (HBM) (JESD22-A114)	V _{esd}	3000	V
RMS Isolation Voltage (t = 0.3 sec., R.H. \leq 30%, T_A = 25°C) (Figure 14)	V _{ISO}	4500	V
Peak Diode Recovery	dv/dt	4.5 (Note 2)	V/ns
Continuous Source Current (Body Diode)	١ _S	5	A
Maximum Temperature for Soldering Leads	ΤL	260	°C
Operating Junction and Storage Temperature Range	T _J , T _{stg}	–55 to 150	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Limited by maximum junction temperature

2. I_S = 4.4 Å, di/dt \leq 100 Å/µs, V_{DD} \leq $BV_{DSS},$ T_J = +150°C

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.





ORDERING INFORMATION

Device	Package	Shipping
NDF05N50ZH	TO-220FP	50 Units / Rail (In Development)

THERMAL RESISTANCE

Parameter		Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	4.4	°C/W
Junction-to-Ambient Steady State (Note 3)	R_{\thetaJA}	50	

3. Insertion mounted


4. Surface mounted on FR4 board using 1" sq. pad size, (Cu area = 1.127 in sq [2 oz] including traces).

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)


Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0 V, I _D = 1 mA		500			V	
Breakdown Voltage Temperature Coefficient	$\Delta BV_{DSS}/\Delta T_{J}$	Reference to 25°C, $I_D = 1 \text{ mA}$			0.6		V/°C	
Drain-to-Source Leakage Current	I _{DSS}	N/ 500 X/ X/ 0 X/	25°C			1	μA	
		V_{DS} = 500 V, V_{GS} = 0 V	150°C			50	1	
Gate-to-Source Forward Leakage	I _{GSS}	V _{GS} = ±20 V				±10	μA	
ON CHARACTERISTICS (Note 5)								
Static Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 2.2 A	A		1.25	1.5	Ω	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 50 \ \mu M$	Ą	3.0		4.5	V	
Forward Transconductance	9 FS	V _{DS} = 15 V, I _D = 2.5 A	A		3.5		S	
OYNAMIC CHARACTERISTICS								
Input Capacitance	C _{iss}				530		pF	
Output Capacitance	C _{oss}	V _{DS} = 25 V, V _{GS} = 0 \ f = 1.0 MHz	/,		68			
Reverse Transfer Capacitance	C _{rss}				15			
Total Gate Charge	Qg	$V_{DD} = 250 \text{ V}, \text{ I}_{D} = 5 \text{ A},$ 4		18.5		nC		
Gate-to-Source Charge	Q _{gs}			4				
Gate-to-Drain ("Miller") Charge	Q _{gd}			10				
Plateau Voltage	V _{GP}				6.5		V	
Gate Resistance	Rg				4.5		Ω	
RESISTIVE SWITCHING CHARACTER	ISTICS							
Turn-On Delay Time	t _{d(on)}				11		ns	
Rise Time	t _r	V _{DD} = 250 V, I _D = 5 A	,		15			
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 10 \text{ V}, \text{ R}_{G} = 5 \Omega$			24			
Fall Time	t _f				14			
OURCE-DRAIN DIODE CHARACTER	RISTICS (T _C =	25°C unless otherwise noted)						
Diode Forward Voltage	V _{SD}	I _S = 5 A, V _{GS} = 0 V				1.6	V	
Reverse Recovery Time	t _{rr}	V _{GS} = 0 V, V _{DD} = 30 V	/		255		ns	
Reverse Recovery Charge	Q _{rr}	$I_{\rm S} = 5 \text{ A}, \text{ di/dt} = 100 \text{ A/s}$			1.25		μC	

5. Pulse Width \leq 380 μ s, Duty Cycle \leq 2%.


TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS








Figure 13. Thermal Impedance (Junction-to-Case)





Figure 14. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.

*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TO-220 FULLPACK, 3-LEAD CASE 221AH-01 **ISSUE O**



NOTES:

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

2

3. 4

CONTROLLING DIMENSION: MILLIMETERS. CONTROLLING DIMENSION: MILLIMETERS. DIMENSIONS D AND E ON NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY.

5 DIMENSION b2 DOES NOT INCLUDE DAMBAB PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.

	MILLIMETERS		
DIM	MIN MAX		
Α	4.30	4.70	
A1	2.50	2.90	
A2	2.50	2.70	
b	0.54	0.84	
b2	1.10	1.40	
C	0.49	0.79	
D	14.22	15.88	
Е	9.65	10.67	
е	2.54 BSC		
H1	5.97	6.48	
L	12.70	14.73	
L1		2.80	
Р	3.00	3.40	
Q	2.80	3.20	

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NDF05N50ZH/D