## NLA9555

## Product Preview

## Remote 16-bit I/O Expander for $\mathbf{I}^{\mathbf{2}} \mathbf{C}$ Bus with Interrupt

The NLA9555 provides 16 bits of General Purpose parallel Input/ Output (GPIO) expansion through the $\mathrm{I}^{2} \mathrm{C}$-bus / SMBus.

The NLA9555 consists of two 8-bit Configuration (Input or Output selection); Input, Output and Polarity Inversion (active-HIGH or active-LOW operation) registers. At power on, all I/Os default to inputs. Each I/O may be configured as either input or output by writing to its corresponding I/O configuration bit. The data for each Input or Output is kept in its corresponding Input or Output register. The Polarity Inversion register may be used to invert the polarity of the read register. All registers can be read by the system master.

The NLA9555 provides an open-drain interrupt output which is activated when any input state differs from its corresponding input port register state. The interrupt output is used to indicate to the system master that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.

Three hardware pins (AD0, AD1, AD2) are used to configure the $I^{2} \mathrm{C}$-bus slave address of the device. Up to 64 devices are allowed to share the same $\mathrm{I}^{2} \mathrm{C}$-bus / SMBus.

## Features

- $\mathrm{V}_{\mathrm{DD}}$ Operating Range: 1.65 V to 5.5 V
- SDA Sink Capability: 30 mA
- 5.5 V Tolerant I/Os
- Polarity Inversion Register
- Active LOW Interrupt Output
- Low Standby Current
- Noise Filter on SCL/SDA Inputs
- No Glitch on Power-up
- Internal Power-on Reset
- 64 Programmable Slave Addresses Using Three Address Pins
- 16 I/O Pins Which Default to 16 Inputs
- $I^{2}$ C SCL Clock Frequencies Supported:

Standard Mode: 100 kHz
Fast Mode: 400 kHz
Fast Mode +: 1 MHz

- ESD Performance: 2000 V Human Body Model
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and are RoHS Compliant

[^0]ON Semiconductor ${ }^{\circledR}$

## www.onsemi.com



ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 17 of this data sheet.

NLA9555

## BLOCK DIAGRAM



Remark: All I/Os are set as inputs at reset.
Figure 1. Block Diagram


Figure 2. Simplified Schematic of I/Os

## NLA9555

PIN ASSIGNMENT


Figure 3. SOIC24 / TSSOP24

(The exposed thermal pad at the bottom is not connected to internal circuitry)

Figure 4. WQFN24

Table 1. PIN DESCRIPTIONS

| Symbol | Pin |  | Description |
| :---: | :---: | :---: | :---: |
|  | SOIC24, TSSOP24 | WQFN24 |  |
| INT | 1 | 22 | Interrupt Output (active-LOW) |
| AD1 | 2 | 23 | Address Input 1 |
| AD2 | 3 | 24 | Address Input 2 |
| IOO_0 | 4 | 1 | Port 0 I/O 0 |
| 100_1 | 5 | 2 | Port 0 I/O 1 |
| 100_2 | 6 | 3 | Port 0 I/O 2 |
| 100_3 | 7 | 4 | Port 0 I/O 3 |
| 100_4 | 8 | 5 | Port 0 I/O 4 |
| 100_5 | 9 | 6 | Port 0 I/O 5 |
| 100_6 | 10 | 7 | Port 0 I/O 6 |
| 100_7 | 11 | 8 | Port 0 I/O 7 |
| $\mathrm{V}_{\text {SS }}$ | 12 | 9 | Supply Ground |
| 101_0 | 13 | 10 | Port 1 I/O 0 |
| IO1_1 | 14 | 11 | Port 1 I/O 1 |
| 101_2 | 15 | 12 | Port 1 I/O 2 |
| IO1_3 | 16 | 13 | Port 1 I/O 3 |
| 101_4 | 17 | 14 | Port 1 I/O 4 |
| 101_5 | 18 | 15 | Port 1 I/O 5 |
| 101_6 | 19 | 16 | Port 1 I/O 6 |
| 101_7 | 20 | 17 | Port 1 I/O 7 |
| ADO | 21 | 18 | Address Input 0 |
| SCL | 22 | 19 | Serial Clock Line |
| SDA | 23 | 20 | Serial Data Line |
| $V_{D D}$ | 24 | 21 | Supply Voltage |

Table 2. MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{1 / \mathrm{O}}$ | Input / Output Pin Voltage | -0.5 to +7.0 | V |
| 1 | Input Current | $\pm 20$ | mA |
| 10 | Output Current | $\pm 50$ | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | DC Supply Current | $\pm 100$ | mA |
| $\mathrm{I}_{\text {GND }}$ | DC Ground Current | $\pm 200$ | mA |
| $\mathrm{P}_{\text {TOT }}$ | Total Power Dissipation | 200 | mW |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature, 1 mm from Case for 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature Under Bias | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Note 1) SOIC-24 TSSOP-24 WQFN24 | $\begin{aligned} & \hline 85 \\ & 91 \\ & 68 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| MSL | Moisture Sensitivity | Level 1 |  |
| $\mathrm{F}_{\mathrm{R}}$ | Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |  |
| $\mathrm{V}_{\text {ESD }}$ | ESD Withstand Voltage Human Body Model (Note 2) <br> Charged Device Model (Note 3) | $\begin{aligned} & >2000 \\ & > \end{aligned}$ | V |
| Llatchup | Latchup Performance Above $\mathrm{V}_{\mathrm{DD}}$ and Below GND at $125^{\circ} \mathrm{C}$ (Note 4) | $\pm 250$ | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm -by-1 inch, 2 ounce copper trace no air flow.
2. Tested to EIA / JESD22-A114-A.
3. Tested to EIA / JESD22-C101-A.
4. Tested to EIA / JESD78.

Table 3. RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive DC Supply Voltage | 1.65 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I} / \mathrm{O}}$ | Switch Input / Output Voltage | 0 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Free-Air Temperature | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 5.5 V , unless otherwise specified.

| Symbol | Carameter | Conditions | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Unit |  |  |

## SUPPLIES

| $I_{\text {DD }}$ | Supply Current | Operating mode; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V ; <br> $\mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V}$ <br> $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz} ; \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ | $\begin{aligned} & 73 \\ & 58 \\ & 55 \\ & 53 \\ & 32 \\ & 26 \\ & 25 \\ & 24 \\ & 12 \\ & 10 \\ & 10 \\ & 9 \end{aligned}$ | $\begin{aligned} & 150 \\ & 90 \\ & 88 \\ & 70 \\ & 50 \\ & 45 \\ & 44 \\ & 35 \\ & 25 \\ & 23 \\ & 22 \\ & 18 \end{aligned}$ | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {StB }}$ | Standby Current | $\begin{aligned} & \text { Standby mode; no load; } \\ & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} ; \mathrm{f}_{\mathrm{SCL}}=0 \mathrm{~Hz} ; \mathrm{I} / \mathrm{O}=\text { inputs } \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{f}_{\mathrm{SCL}}=0 \mathrm{~Hz} ; \mathrm{I} / \mathrm{O}=\text { inputs } \end{aligned}$ | $\begin{gathered} 1.1 \\ 1.81 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 17 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ |

Table 4. DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to 5.5 V , unless otherwise specified.

| Symbol | Parameter | Conditions | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |

SUPPLIES

| $\mathrm{V}_{\text {POR }+}$ | Power-On Reset Voltage (Note 5) | $\mathrm{V}_{\mathrm{DD}}$ Rising; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V |  | 1.25 | 1.55 | V |
| :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {POR- }}$ | Power-On Reset Voltage (Note 5) | $\mathrm{V}_{\mathrm{DD}}$ Falling; no load; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V | 0.64 | 0.8 |  | V |

INPUT SCL; Input / Output SDA

| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-Level Input Voltage |  |  |  |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}<2.3 \mathrm{~V}$ | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |  |
|  |  | $\mathrm{V}_{\mathrm{DD}} \geq 2.3 \mathrm{~V}$ | 10 |  |  |
| $\mathrm{I}_{\mathrm{L}}$ | Leakage Current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V | 20 |  |  |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  |  |  | I/Os


| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | $0.7 \times V_{\text {DD }}$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage |  |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| loL | Low-Level Output Current (Note 6) | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \\ & \mathrm{OLL}^{2}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 8 \\ 12 \\ 17 \\ 25 \end{gathered}$ | $\begin{aligned} & 20 \\ & 28 \\ & 35 \\ & 42 \end{aligned}$ |  | mA |
| $\mathrm{loL}(\mathrm{tot)}$ | Total Low-Level Output Current (Note 6) | $\mathrm{V}_{\mathrm{OL}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ |  |  | 400 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.1 \\ & 1.8 \\ & 1.7 \\ & 2.6 \\ & 2.5 \\ & 4.1 \\ & 4.0 \end{aligned}$ |  |  | V |
| ILH | Input Leakage Current | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LL }}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1 / \mathrm{O}}$ | Input / Output Capacitance (Note 7) |  |  | 5.0 | 6.0 | pF |

INTERRUPT (INT)

| $\mathrm{I}_{\mathrm{OL}}$ | Low-Level Output Current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 6.0 |  |  | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{O}}$ | Output Capacitance |  |  | 5.0 | 5.5 | pF |

INPUTS ADO, AD1, AD2

| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage |  | $0.7 \times \mathrm{V}_{\mathrm{DD}}$ |  |  | V |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-Level Input Voltage |  |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\mathrm{L}}$ | Leakage Current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or 0 V |  |  | $\pm 1$ | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{I}}$ | Input Capacitance |  |  | 4.5 | 5.0 | pF |

5. The power-on reset circuit resets the ${ }^{2} \mathrm{C}$ bus logic with $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{POR}+}$ and set all I/Os to logic 1 upon power-up. Thereafter, $\mathrm{V}_{\mathrm{DD}}$ must be lower than $\mathrm{V}_{\mathrm{POR}}$ to reset the part.
6. Each bit must be limited to a maximum of 25 mA and the total package limited to 200 mA due to internal bussing limits.
7. The value is not tested, but verified on sampling basis.

Table 5. AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V}$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Standard Mode |  | Fast Mode |  | Fast Mode + |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL Clock Frequency | 0 | 0.1 | 0 | 0.4 | 0 | 1.0 | MHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus-Free Time between a STOP and START Condition | 4.7 |  | 1.3 |  | 0.5 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {HD:STA }}$ | Hold Time (Repeated) START Condition | 4.0 |  | 0.6 |  | 0.26 |  | $\mu \mathrm{s}$ |
| tsu:STA | Setup Time for a Repeated START Condition | 4.7 |  | 0.6 |  | 0.26 |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t Su:Sto }}$ | Setup Time for STOP Condition | 4.0 |  | 0.6 |  | 0.26 |  | us |
| $\mathrm{t}_{\text {HD: DAT }}$ | Data Hold Time | 0 |  | 0 |  | 0 |  | ns |
| tvo:ACK | Data Valid Acknowledge Time (Note 8) | 0.3 | 3.45 | 0.1 | 0.9 | 0.05 | 0.45 | us |
| tvo DAT | Data Valid Time (Note 9) | 300 |  | 50 |  | 50 | 450 | ns |
| ${ }^{\text {t }}$ SU:DAT | Data Setup Time | 250 |  | 100 |  | 50 |  | ns |
| tıow | LOW Period of SCL | 4.7 |  | 1.3 |  | 0.5 |  | us |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH Period of SCL | 4.0 |  | 0.6 |  | 0.26 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time of SDA and SCL (Notes 11 and 12) |  | 300 | $\begin{gathered} 20+0.1 C_{b} \\ (\text { Note } 10) \end{gathered}$ | 300 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time of SDA and SCL |  | 1000 | $\begin{gathered} 20+0.1 C_{b} \\ (\text { Note 10) } \end{gathered}$ | 300 |  | 120 | ns |
| $\mathrm{t}_{\text {SP }}$ | Pulse Width of Spikes Suppressed by Input Filter (Note 13) |  | 50 |  | 50 |  | 50 | ns |

PORT TIMING: $\mathrm{C}_{\mathrm{L}} \leq \mathbf{1 0 0} \mathrm{pF}$ (See Figures 6, 9 and 10)

| $\mathrm{t}_{\mathrm{V}(\mathrm{Q})}$ | Data Output Valid Time | $\begin{gathered} \left(\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}\right) \\ \left(\mathrm{V}_{\mathrm{DD}}=2.3 \mathrm{~V} \text { to } 4.5 \mathrm{~V}\right) \\ \left(\mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V} \text { to } 2.3 \mathrm{~V}\right) \end{gathered}$ |  | 200 350 550 |  | 200 350 550 |  | 200 350 550 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{SU}}(\mathrm{D})$ | Data Input Setup Time |  | 100 |  | 100 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{H}(\mathrm{D})}$ | Data Input Hold Time |  | 1 |  | 1 |  | 1 |  | $\mu \mathrm{s}$ |

INTERRUPT TIMING: $\mathrm{C}_{\mathrm{L}} \leq 100 \mathrm{pF}$ (See Figures 9 and 10)

| $\left.\mathrm{t}_{\mathrm{V}(\mathrm{INT}} \mathrm{N}\right)$ | Data Valid Time |  | 4 |  | 4 |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {RST(INT_N })}$ | Reset Delay Time |  | 4 |  | 4 | $\mu \mathrm{~S}$ |

8. $\mathrm{t}_{\mathrm{VD}: \mathrm{ACK}}=$ time for Acknowledgment signal from SCL LOW to SDA (out) LOW.
9. $\mathrm{I}_{\mathrm{VD}: \mathrm{DAT}}=$ minimum time for SDA data out to be valid following SCL LOW.
10. $\mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF .
11. A master device must internally provide a hold time of al least 300 ns for the SDA signal (refer to $\mathrm{V}_{\text {IL }}$ of the SCL signal) in order to bridge the undefined region SCL's falling edge.
12. The maximum $t_{f}$ for the SDA and SCL bus lines is specified at 300 ns . The maximum fall time for the SDA output stage $t_{f}$ is specified at 250 ns . This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified $t_{f}$.
13. Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns .

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## NLA9555

## Device Address

Before the bus master can access a slave device, it must send the address of the slave it is accessing and the operation it wants to perform (read or write) following a START condition. The slave address of the NLA9555 is shown in Figure 5. Address pins AD2, AD1, and AD0 choose 1 of 64 slave addresses. To conserve power, no internal pull-up resistors are provided on $\mathrm{AD} 2, \mathrm{AD} 1$, and AD 0 .

A logic 1 on the last bit of the first byte selects a read operation while a logic 0 selects a write operation.


Figure 5. NLA9555 device Address

Table 6. NLA9555 ADDRESS MAP

| Address Input |  |  | Slave Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD2 | AD1 | ADO | A6 | A5 | A4 | A3 | A2 | A1 | A0 | HEX |
| GND | SCL | GND | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 20h |
| GND | SCL | VDD | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 22h |
| GND | SDA | GND | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 24h |
| GND | SDA | VDD | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 26h |
| VDD | SCL | GND | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 28h |
| VDD | SCL | VDD | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 2Ah |
| VDD | SDA | GND | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 2Ch |
| VDD | SDA | VDD | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 2Eh |
| GND | SCL | SCL | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 30h |
| GND | SCL | SDA | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 32h |
| GND | SDA | SCL | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 34h |
| GND | SDA | SDA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 36h |
| VDD | SCL | SCL | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 38h |
| VDD | SCL | SDA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 3Ah |
| VDD | SDA | SCL | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 3Ch |
| VDD | SDA | SDA | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 3Eh |
| GND | GND | GND | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 40h |
| GND | GND | VDD | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 42h |
| GND | VDD | GND | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 44h |
| GND | VDD | VDD | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 46h |
| VDD | GND | GND | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 48h |
| VDD | GND | VDD | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 4Ah |
| VDD | VDD | GND | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 4Ch |
| VDD | VDD | VDD | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 4Eh |
| GND | GND | SCL | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 50h |
| GND | GND | SDA | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 52h |
| GND | VDD | SCL | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 54h |
| GND | VDD | SDA | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 56h |
| VDD | GND | SCL | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 58h |
| VDD | GND | SDA | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 5Ah |
| VDD | VDD | SCL | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 5Ch |
| VDD | VDD | SDA | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 5Eh |

## NLA9555

Table 6. NLA9555 ADDRESS MAP

| Address Input |  |  | Slave Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD2 | AD1 | ADO | A6 | A5 | A4 | A3 | A2 | A1 | A0 | HEX |
| SCL | SCL | GND | 1 | 0 | 1 | 0 | 0 | 0 | 0 | AOh |
| SCL | SCL | VDD | 1 | 0 | 1 | 0 | 0 | 0 | 1 | A2h |
| SCL | SDA | GND | 1 | 0 | 1 | 0 | 0 | 1 | 0 | A4h |
| SCL | SDA | VDD | 1 | 0 | 1 | 0 | 0 | 1 | 1 | A6h |
| SDA | SCL | GND | 1 | 0 | 1 | 0 | 1 | 0 | 0 | A8h |
| SDA | SCL | VDD | 1 | 0 | 1 | 0 | 1 | 0 | 1 | AAh |
| SDA | SDA | GND | 1 | 0 | 1 | 0 | 1 | 1 | 0 | ACh |
| SDA | SDA | VDD | 1 | 0 | 1 | 0 | 1 | 1 | 1 | AEh |
| SCL | SCL | SCL | 1 | 0 | 1 | 1 | 0 | 0 | 0 | B0h |
| SCL | SCL | SDA | 1 | 0 | 1 | 1 | 0 | 0 | 1 | B2h |
| SCL | SDA | SCL | 1 | 0 | 1 | 1 | 0 | 1 | 0 | B4h |
| SCL | SDA | SDA | 1 | 0 | 1 | 1 | 0 | 1 | 1 | B6h |
| SDA | SCL | SCL | 1 | 0 | 1 | 1 | 1 | 0 | 0 | B8h |
| SDA | SCL | SDA | 1 | 0 | 1 | 1 | 1 | 0 | 1 | BAh |
| SDA | SDA | SCL | 1 | 0 | 1 | 1 | 1 | 1 | 0 | BCh |
| SDA | SDA | SDA | 1 | 0 | 1 | 1 | 1 | 1 | 1 | BEh |
| SCL | GND | GND | 1 | 1 | 0 | 0 | 0 | 0 | 0 | COh |
| SCL | GND | VDD | 1 | 1 | 0 | 0 | 0 | 0 | 1 | C 2 h |
| SCL | VDD | GND | 1 | 1 | 0 | 0 | 0 | 1 | 0 | C4h |
| SCL | VDD | VDD | 1 | 1 | 0 | 0 | 0 | 1 | 1 | C6h |
| SDA | GND | GND | 1 | 1 | 0 | 0 | 1 | 0 | 0 | C8h |
| SDA | GND | VDD | 1 | 1 | 0 | 0 | 1 | 0 | 1 | CAh |
| SDA | VDD | GND | 1 | 1 | 0 | 0 | 1 | 1 | 0 | CCh |
| SDA | VDD | VDD | 1 | 1 | 0 | 0 | 1 | 1 | 1 | CEh |
| SCL | GND | SCL | 1 | 1 | 1 | 0 | 0 | 0 | 0 | EOh |
| SCL | GND | SDA | 1 | 1 | 1 | 0 | 0 | 0 | 1 | E2h |
| SCL | VDD | SCL | 1 | 1 | 1 | 0 | 0 | 1 | 0 | E4h |
| SCL | VDD | SDA | 1 | 1 | 1 | 0 | 0 | 1 | 1 | E6h |
| SDA | GND | SCL | 1 | 1 | 1 | 0 | 1 | 0 | 0 | E8h |
| SDA | GND | SDA | 1 | 1 | 1 | 0 | 1 | 0 | 1 | EAh |
| SDA | VDD | SCL | 1 | 1 | 1 | 0 | 1 | 1 | 0 | ECh |
| SDA | VDD | SDA | 1 | 1 | 1 | 0 | 1 | 1 | 1 | EEh |

## NLA9555

## REGISTERS

## Command Byte

During a write transmission, the address byte is followed by the command byte. The command byte determines which of the following registers will be written or read.

Table 7. COMMAND BYTE

| COMMAND |  |
| :---: | :--- |
| 0 | Input Port 0 |
| 1 | Input Port 1 |
| 2 | Output Port 0 |
| 3 | Output Port 1 |
| 4 | Polarity Inversion Port 0 |
| 5 | Polarity Inversion Port 1 |
| 6 | Configuration Port 0 |
| 7 | Configuration Port 1 |

## Registers 0 and 1: Input Port Registers

These registers are input-only. They reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Registers 6 or 7. Writes to these registers have no effect.

Table 8. INPUT PORT 0 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | 10.7 | 10.6 | 10.5 | 10.4 | 10.3 | 10.2 | 10.1 | 10.0 |
| Default | X | X | X | X | X | X | X | X |

Table 9. INPUT PORT 1 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | I 1.7 | I 1.6 | I 1.5 | I 1.4 | I 1.3 | I 1.2 | I 1.1 | I 1.0 |
| Default | X | X | X | X | X | X | X | X |

## Registers 2 and 3: Output Port Registers

These registers are output-only. They reflect the outgoing logic levels of the pins defined as outputs by Registers 6 and 7. Bit values in these registers have no effect on pins defined
as inputs. In turn, reads from these registers reflect the values that are in the flip-flops controlling the output selection, not the actual pin values.

Table 10. OUTPUT PORT 0 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | O0.7 | O0.6 | O .5 | O .4 | O .3 | 00.2 | 00.1 | O0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 11. OUTPUT PORT 1 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | O1.7 | O1.6 | O1.5 | O1.4 | O1.3 | O1.2 | O1.1 | O1.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## NLA9555

Registers 4 and 5: Polarity Inversion Registers
These registers allow the polarity of the data in the input port registers to be inverted. The input port data polarity will
be inverted when its corresponding bit in these registers is set (written with ' 1 '), and retained when the bit is cleared (written with a ' 0 ').

Table 12. POLARITY INVERSION PORT 0 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | N 0.7 | N 0.6 | N 0.5 | N 0.4 | N 0.3 | N 0.2 | N 0.1 | N 0.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 13. POLARITY INVERSION PORT 1 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | N 1.7 | N 1.6 | N 1.5 | N 1.4 | N 1.3 | N 1.2 | N 1.1 | N 1.0 |
| Default | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Registers 6 and 7: Configuration Registers

The I/O pin directions are configured through the configuration registers. When a bit in the configuration registers is set (written with ' 1 '), the bit's corresponding port pin is enabled as an input with the output driver in
high-impedance. When a bit is cleared (written with ' 0 '), the corresponding port pin is enabled as an output. Note that there is a high value resistor tied to $\mathrm{V}_{\mathrm{DD}}$ at each pin. At reset, the device's ports are inputs with a pull-up to $\mathrm{V}_{\mathrm{DD}}$.

Table 14. CONFIGURATION PORT 0 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | C 0.7 | C 0.6 | C 0.5 | C 0.4 | C 0.3 | C 0.2 | C 0.1 | C 0.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 15. CONFIGURATION PORT 1 REGISTER

| Bit | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | C 1.7 | C 1.6 | C 1.5 | C 1.4 | C 1.3 | C 1.2 | C 1.1 | C 1.0 |
| Default | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## Power-on Reset

Upon application of power, an internal Power-On Reset (POR) holds the NLA9555 in a reset condition while $V_{D D}$ is ramping up. When $\mathrm{V}_{\mathrm{DD}}$ has reached $\mathrm{V}_{\mathrm{POR}+}$, the reset condition is released and the NLA9555 registers and $\mathrm{I}^{2} \mathrm{C}$ and SMBus state machine will initialize to their default states. The reset is typically completed by the POR and the part enabled by the time the power supply is above $\mathrm{V}_{\text {POR }+}$. However, when doing a power reset cycle, it is necessary to lower the power supply below $\mathrm{V}_{\text {POR-}}$, and then restored to the operating voltage.

## I/O Port (see Figure 2)

When an I/O pin is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input with a weak pull-up ( $100 \mathrm{k} \Omega \mathrm{typ}$ ) to $\mathrm{V}_{\mathrm{DD}}$. The input voltage may be raised above $\mathrm{V}_{\mathrm{DD}}$ to a maximum of 5.5 V .
When the I/O pin is configured as an output, then either Q1 or Q2 is enabled, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance path that exists between the pin and either $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$.

## NLA9555

## BUS TRANSACTIONS

## Writing to the Port Registers

To transmit data to the NLA9555, the bus master must first send the device address with the least significant bit set to logic 0 (see Figure 5 "NLA9555 device address"). The command byte is sent after the address and determines which registers will receive the data following the command byte.

There are eight registers within the NLA9555. These registers are configured to operate as four register pairs:

Input Ports, Output Ports, Polarity Inversion Ports, and Configuration Ports. Data bytes are sent alternately to each register in a register pair (see Figures 6 and 7). For example, if one byte is sent to Output Port 1 (register 3), then the next byte will be stored in Output Port 0 (register 2). There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.


Figure 6. Write to Output Port Registers


Figure 7. Write to Configuration Registers

## Reading the Port Registers

To read data from the NLA9555, the bus master must first send the NLA9555 address with the least significant bit set to logic 0 (see Figure 5 "NLA9555 device address"). The command byte is sent after the address and determines which register will be accessed.

After a restart, the device address must be sent again, but this time, the least significant bit is set to logic 1 . Data from the register defined by the command byte will then be sent
by the NLA9555 (see Figures 8, 9 and 10). Data is clocked into the register on the falling edge of the acknowledge clock pulse. After the first byte is read, additional bytes may be read but with data alternately coming from each register in the pair. For example, if you read Input Port 1, then the next byte read would be Input Port 0 . There is no limitation on the number of data bytes received in one read transmission but the bus master must not acknowledge the data for the final byte received.

## NLA9555



Remark: Transfer can be stopped at any time by a STOP condition.
Figure 8. Read from Register


Remark: Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to ' 00 ' (read Input Port register).

Figure 9. Read from Input Port Register, Scenario 1


Remark: Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte has previously been set to '00' (read Input Port register).

Figure 10. Read from Input Port Register, Scenario 2

## Interrupt Output

The open-drain interrupt output is activated when an I/O pin configured as an input changes state. The interrupt is deactivated when the input pin returns to its previous state or when the Input Port register is read (see Figure 9). A pin configured as an output cannot cause an interrupt. Since
each 8-bit port is read independently, the interrupt caused by Port 0 will not be cleared by a read of Port 1 or the other way around.
Remark: Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

## APPLICATION INFORMATION



Device address configured as $0100000 x b$ for this example.
IOO_0, 1O0_2, IO0_3 configured as outputs.
IOO_1, IOO_4, IOO_5 configured as inputs.
IO0_6, IO0_7, and IO1_0 to IO1_7 configured as inputs.
Figure 11. Typical Application

## Characteristics of the $\mathrm{I}^{2} \mathrm{C}$-Bus

The $\mathrm{I}^{2} \mathrm{C}$-bus is meant for 2 -way, 2 -line communication between different ICs or modules. The two lines are the serial data line (SDA) and the serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may only be initiated when the bus is not busy.

## Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse. Changes in the data line during the HIGH period of the clock pulse will be interpreted as control signals (see Figure 12).

SDA


Figure 12. Bit Transfer

## START and STOP Conditions

Both data and clock lines remain HIGH when the bus is not busy. A START condition (S) occurs when there is a HIGH-to-LOW transition of the data line while the clock is

HIGH. A STOP condition (P) occurs when there is a LOW-to-HIGH transition of the data line while the clock is HIGH (see Figure 13).


Figure 13. Definition of START and STOP Conditions

## System Configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the
message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 14).


Figure 14. System Configuration

## Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each 8-bit byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra clock pulse for the acknowledge bit.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The
device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, such that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse; set-up time and hold time must be taken into account.

A master receiver signals an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


Figure 15. Acknowledgement of the $I^{2} \mathrm{C}$ Bus

TIMING AND TEST SETUP


Figure 16. Definition of Timing on the $I^{2} \mathrm{C}$ Bus

$R_{L}=$ load resistor.
$C_{L}=$ load capacitance includes jig and probe capacitance.
$R_{T}=$ termination resistance should be equal to the output impedance of $Z_{o}$ of the pulse generators.
Figure 17. Test Circuitry for Switching Times


Figure 18. Load Circuit

NLA9555

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| NLA9555DWR2G | SOIC-24 <br> (Pb-Free) | $1000 /$ Tape \& Reel |
| NLA9555DTR2G | TSSOP-24 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| NLA9555MT1TXG | WQFN24 <br> (Pb-Free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS



## NLA9555

## PACKAGE DIMENSIONS



## PACKAGE DIMENSIONS

NQFN24 4x4, 0.5P CASE 485BG
ISSUE A

DETAIL A ALTERNATE TERMINAL CONSTRUCTIONS

DETAIL B alternate construction

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | 0.70 | 0.80 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 |  |
| REF |  |  |
| b | 0.20 |  |
| D | 0.30 |  |
| D2 | 2.00 |  |
| E |  |  |
| 4.00 |  | 2.20 |
| E2 | 2.00 |  |
| ESC | 2.20 |  |
| K | 0.50 |  |
| L | 0.20 | - |
| L1 | 0.30 | 0.50 |
|  | 0.00 | 0.15 |


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canad Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative


[^0]:    This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

