Product Preview

4-Bit LVTTL to GTL Translator

The NLGTL2014 is a 4-bit translating transceiver that can be used to interface 3.3 V LVTTL ICs to the GTL bus. A direction pin is provided to configure the IC as either a GTL to LVTTL receiver or a LVTTL to GTL transmitter. The NLGTL2014 is pin-for-pin backward compatible to the GTL2005 (labels for A and B ports are interchanged).

Features

- Functions as either a GTL-/GTL/GTL+ Receiver or Transmitter
- V_{CC} Operating Range of 3.0 to 3.6 V with 5 V Tolerant LVTTL Inputs
- V_{REF} Adjustable from 0.5 V to V_{CC}/2
- Partial Power-down Permitted Single Channel/High-Drive
- Available in TSSOP-14 and UQFN12 Packages
- These Devices are Pb–Free, Halogen–Free/BFR–Free and are RoHS–Compliant

Typical Applications

- Networking Servers
- Base Communication Stations
- PCs

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor®

www.onsemi.com




UQFN-12 MU SUFFIX CASE 523AE



TSSOP-14 DT SUFFIX CASE 948G

MARKING DIAGRAMS

XX = Specific Device CodeM = Date CodePb-Free Package



A = Assembly Location

WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Logic Diagram

Table 1. FUNCTION TABLE

Input	Output				
DIR	A (LVTTL)	B (GTL)			
Н	Input	Bn = An			
L	An = Bn	Input			

Pin Assignments




Figure 2. TSSOP-14




Figure 3. UQFN12 (Top Thru View)

Table 2. PIN DESCRIPTIONS

	Pin Numbe	er	
Symbol	TSSOP-14	UQFN12	Description
DIR	1	12	Direction Control Input (LVTTL)
В0	2	1	Data I/Os (GTL)
B1	3	2	7
B2	5	4	7
В3	6	5	
А3	9	7	Data I/Os (LVTTL)
A2	10	8	
A1	12	10	7
A0	13	11	7
VREF	4	6	GTL Reference Voltage
V _{CC}	14	3	Supply Voltage
GND	7, 8, 11 (Note 1)	9	Ground

^{1.} For proper operation, pins 7, 8 and 11 of the TSSOP–14 package must be connected together externally to system GND.

Table 3. MAXIMUM RATINGS

Symbol		Value	Unit	
V _{CC}	Supply Voltage		-0.5 to +4.6	V
I _{IK}	Input Clamp Current	V _I < GND	-50	mA
VI	Input Voltage	A Port B Port	-0.5 to +7.0 -0.5 to 4.6	V
I _{OK}	Output Clamp Current	V _O < GND	-50	mA
V _O	Output Voltage	Output in OFF or HIGH State A Port B Port	-0.5 to +7.0 -0.5 to 4.6	V
I _{OL}	LOW Level Output Current	Current Into Any Output in the LOW State A Port B Port	32 80	mA
Іон	HIGH Level Output Current	Current out of Any Output in the HIGH State A Port	-32	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
V _{ESD}	ESD Withstand Voltage	Human Body Mode (Note 3) Charged Device Model (Note 4)	2000 2000	V
I _{LATCHUP}	Latchup Performance Above V _{CC} and	Below GND at 125°C (Note 5)	±500	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 2. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.
- Tested to EIA / JESD22-A114-A.
 Tested to JESD22-C101-A.
- 5. Tested to EIA / JESD78.

Table 4. RECOMMENDED OPERATING CONDITIONS (Note 6)

Symbol	Parameter		Min	Тур	Max	Unit
V _{CC}	Supply Voltage		3.0		3.6	٧
V _{TT}	Termination Voltage	GTL-	0.85	0.9	0.95	٧
(Note 7)		GTL	1.14	1.2	1.26	
		GTL+	1.35	1.5	1.65	
V_{REF}	Reference Voltage	Overall	0.5	2/3 V _{TT}	V _{CC} /2	V
		GTL-	0.5	0.6	0.63	
		GTL	0.76	0.8	0.84	
		GTL+	0.87	1.0	1.1	
VI	Input Voltage	B Port	0	V _{TT}	3.6	V
		Except B Port	0	3.3	5.5 (Note 8)	
V _{IH}	HIGH-Level Input Voltage	B Port	V _{REF} + 0.050	_	-	V
		Except B Port	2	_	-	
V_{IL}	LOW-Level Input Voltage	B Port	-	_	V _{REF} – 0.050	V
		Except B Port	-	_	0.8	
I _{OH}	HIGH-Level Output Current	A Port	-	-	-16	V
I _{OL}	LOW-Level Output Current	A Port	-	-	16	V
		B Port	-	-	40	
T _A	Operating Free–Air Temperature		-40	_	+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.


- V_{TT} maximum of 3.6 V shall have resistor sized so I_{OL} maximum is not exceeded.
 The V_I(max) of a LVTTL port is 3.6 V if configured as an output (DIR=L).


Table 5. STATIC CHARACTERISTICS

				T _A			
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Typ (Note 9)	Max	Unit
V _{OH}	High-Level Output Voltage	A Port; I _{OH} = -100 μA	3.0 to 3.6	V _{CC} -0.2	-	-	V
		A Port; I _{OH} = -16 mA	3.0	2.0	-	-	
V _{OL}	Low-Level Output Voltage	A Port; I _{OL} = 8 mA	3.0	-	0.28	0.4	V
		A Port; I _{OL} = 12 mA	3.0	-	0.40	0.55	
		B Port; I _{OL} = 40 mA	3.0	-	0.23	0.4	
II	Input Leakage Current	DIR Input; $V_I = V_{CC}$ or GND	3.6	-	-	±1	μΑ
		A Port; V _I = 5.5 V	0 or 3.6	-	-	10	
		A Port; V _I = V _{CC}	3.6	-	-	±1	
		A Port; V _I = 0 V	3.6	-	_	- 5	
		B Port; V _I = V _{TT} or GND	3.6	-	_	±1	
I _{OZ}	OFF-State Leakage Current	A Port; V_I or $V_O = 0$ to 3.6 V	0	-	_	±100	μΑ
I _{CC}	Quiescent Supply Current	A Port; $V_I = V_{CC}$ or GND; $I_O = 0$ mA	3.6	-	4	10	mA
		B Port; $V_I = V_{TT}$ or GND; $I_O = 0$ mA	3.6	-	4	10	
ΔI _{CC} (Note 10)	Increase in Quiescent Supply Current (per input)	A Port or DIR; $V_I = V_{CC} - 0.6 \text{ V}$	3.6	-	-	700	μΑ
CI	Input Capacitance	DIR Input; $V_I = 3.0 \text{ V} \text{ or } 0 \text{ V}$	-	-	2	4	pF
C _{I/O}	Input/Output Capacitance	A Port; V _O = 3.0 V or 0 V	-	-	8	10	pF
		B Port; $V_O = V_{TT}$ or 0 V	-	-	3	5	

^{9.} All typical values are measured at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$. 10. Defined as the increase in the supply current for each input that is set to the specified input voltage level rather than V_{CC} or GND.


Typical Characteristics





a. $V_{CC} = 3.0 \text{ V}$; $T_A = -40^{\circ}\text{C}$

b. V_{CC} = 3.3 V; T_A = 25°C



c. $V_{CC} = 3.6 \text{ V}$; $T_A = 85^{\circ}\text{C}$

 V_{REF} is equal to the reference voltage on the GTL bus. V_{th+} is the GTL input high threshold, which is typically equal to Vref + 50 mV. V_{th-} is the GTL input low threshold, which is typically equal to Vref – 50 mV.

Figure 4. GTL $\mbox{V}_{\mbox{\scriptsize th+}}$ and $\mbox{V}_{\mbox{\scriptsize th-}}$ vs $\mbox{V}_{\mbox{\scriptsize REF}}$


Table 6. DYNAMIC CHARACTERISTICS

 $V_{CC} = 3.0 \text{ V}$ to 3.6 V and $T_A = -40 \text{ to } +85^{\circ}\text{C}$, unless otherwise specified. See Figure 8 for test setup and timing definitions.

						T _A = -	-40°C to	85°C				
				GTL-		GTL			GTL+			
				_{EF} = 0.6 _{TT} = 0.9			_{EF} = 0.8 _{TT} = 1.2			_{EF} = 1.0 _{IT} = 1.5		
Symbol	Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{PLH}	LOW to HIGH Propagation Delay	An to Bn;	_	2.8	5	-	2.8	5	-	2.8	5	ns
t _{PHL}	HIGH to LOW Propagation Delay	See Figure 6	_	3.3	7	-	3.4	7	-	3.4	7	
t _{PLH}	LOW to HIGH Propagation Delay	Bn to An;	-	5.3	8	-	5.2	8	-	5.1	8	ns
t _{PHL}	HIGH to LOW Propagation Delay	See Figure 7	_	5.2	8	-	4.9	7.2	_	4.7	7.2	

Waveforms

 $V_{M} = 1.5 \text{ V at V}_{CC} \geq 3.0 \text{ V; V}_{M} = V_{CC}/2 \text{ at V}_{CC} \leq 2.7 \text{ V for A ports and control pins; V}_{M} = V_{REF} \text{ for B ports.}$



 V_{M} = 1.5 V for A port and V_{REF} for B port

Figure 5. Pulse Duration






Figure 6. Propagation Delay, An to Bn



PRR \leq 10 MHz; Z_0 = 50 $\Omega;$ $t_r \leq$ 2.5 ns; $t_f \leq$ 2.5 ns


Figure 7. Propagation Delay, Bn to An

Test Setups



 R_L — Load resistor C_L — Load capacitance; includes jig and probe capacitance R_T — Termination resistance; should be equal to output impedance of pulse generators.

Figure 8. Load Circuit for Switching Times



 \mbox{R}_{L} — Load resistor \mbox{C}_{L} — Load capacitance; includes jig and probe capacitance \mbox{R}_{T} — Termination resistance; should be equal to output impedance of pulse generators.

Figure 9. Load Circuit for B Outputs


ORDERING INFORMATION

Device	Package	Shipping [†]
NLGTL2014DTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel
NLGTL2014MUTAG	UQFN-12 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G **ISSUE B**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 - 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE
 - 4. DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08
 - (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 5. TERMINAL NUMBERS ARE SHOWN FOR

 - TERMINAL NUMBERS ARE SHOWN REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
C		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026	BSC	
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	6.40 BSC		BSC	
М	0 °	8 °	0 °	8 °	


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UQFN12 1.7x2.0, 0.4P CASE 523AE-01



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
 MOLD FLASH ALLOWED ON TERMINALS
- ALONG EDGE OF PACKAGE. FLASH 0.03 MAX ON BOTTOM SURFACE OF TERMINALS.
- DETAIL A SHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.127 REF				
b	0.15	0.25			
D	1.70 BSC				
E	2.00	BSC			
е	0.40	BSC			
K	0.20				
L	0.45	0.55			
L1	0.00	0.03			
L2	0.15 REF				

MOUNTING FOOTPRINT SOLDERMASK DEFINED



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

0

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NLGTL2014/D