Fully-Configurable Port Companion for Displays

The NLPS591 is a fully-configurable port companion for display applications. The device supports 4 externally selectable modes: (1) 4-Ch autosensing logic level translator mode, (2) CRT mode, (3) HDMI mode and (4) DisplayPort (DP) mode. The device provides switchable power to the connected display and the level shifting necessary for the different display modes. It also provides high-level ESD protection on the connector side.

Features

- Modes supported:
 - ♦ 4-Ch Logic Level Translator (LT) Mode
 - CRT Mode
 - HDMI Mode
 - DisplayPort (DP) Mode
- Wide V_{CCA} Operating Range: 1.65 V to 5.5 V
- Wide V_{IN} Range: 3.0 to 5.5 V (Power Modes) 1.65 V to 5.5 V (Level Translator Mode)
- Low R_{DSON} Load Switch: $300 \text{ m}\Omega @ \text{V}_{\text{IN}} = 3.3 \text{ V}$
- Soft-start Control for Load Switch
- Protection Provided: Overcurrent, Overvoltage, Backdrive
- Power Consumption: < 10 mW with Load Switch On < 1 mW with Load Switch Off
- High Drive VESA-compliant Translator SYNC Level Translators in CRT Mode
- Integrated Pull-ups for the Autosensing Bidirectional Translators
- Low Input Capacitance for Translator Inputs: C_{IN} < 10 pF
- Small, Space Saving Package
 - 1.8 mm x 2.6 mm WQFN16
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- · Laptops, Desktops
- Tablets, SmartPhones

Important Information

- ESD Protection for All Pins
 - ◆ Human Body Model (HBM) > 2000 V




ON Semiconductor®

www.onsemi.com



WQFN16 CASE 488AP

MARKING DIAGRAM



.

ORDERING INFORMATION

Device	Package	Shipping [†]
NLPS591MNTWG	WQFN16 (Pb–Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Figure 1. Function Diagram

PINOUT DIAGRAM

	VOUT	GND	CH4B	CH3B	
	16	15	14	13	
VIN	<u>1</u>)			12	CH2B
AUX	2			11	CH1B
MODE0	3 }			10	CH1A
MODE1	4 }			9	CH2A
	5	6	7	8	
	AUX#	VCCA	CH4A	CH3A	-

Figure 2. WQFN16 (Top-Through View)

Table 1. PIN DESCRIPTIONS

Р	in	Pin Function per Mode						
Name Number		LT	DP0 DP1		HDMI	CRT		
VIN	1	VCC_I2C_1_B	VIN	VIN	VIN	VIN		
AUX	2	VCC_I2C_0_B	AUX_A	-	CEC3V	-		
MODE0	3	"0"	"0"	"0"	"1"	"1"		
MODE1	4	"0"	"1"	"1"	"0"	"1"		
AUX#	5	CH_EN	AUX_A#	-	CH_EN	CH_EN		
VCCA	6	VCCA	VCCA	VCCA	VCCA	VCCA		
CH4A	7	I2C_0_SDA_A	-	DDC_DATA_A	DDC_DATA_A	DDC_DATA_A		
СНЗА	8	I2C_0_SCL_A	-	DDC_CLK_A	DDC_CLK_A	DDC_CLK_A		
CH2A	9	I2C_1_SDA_A	HPD_A	HPD_A	HPD_A	HSYNC_A		
CH1A	10	I2C_1_SCL_A	-	-	CEC_A	VSYNC_A		
CH1B	11	I2C_1_SCL_B	CA_DET_B = 0	CA_DET_B = 1	CEC_B	VSYNC_B		
CH2B	12	I2C_1_SDA_B	HPD_B	HPD_B	HPD_B	HSYNC_B		
CH3B	13	I2C_0_SCL_B	AUX_B	DDC_CLK_B	DDC_CLK_B	DDC_CLK_B		
CH4B	14	I2C_0_SDA_B	AUX_B#	DDC_DATA_B	DDC_DATA_B	DDC_DATA_B		
GND	15/EP*	GND	GND	GND	GND	GND		
VOUT	16	_	VOUT	VOUT	VOUT	VOUT		

* EP – Exposed Pad for QFN-16 Package is connected to GND.

Table 2. MODE FUNCTION TABLE

Input		
MODE0 MODE1		Operating Mode
0	0	Level Translator – LT (Default)
0	1	DisplayPort – DP
1	0	HDMI
1	1	CRT

OPERATING MODES

Level Translator Mode – LT (Default Mode)

When MODE0 = 0 and MODE1 = 0, the NLPS591 enters level translator mode. In this mode, the power switch is always off.

When CH_EN = 1, the device is configured as an autosensing 4-channel bidirectional logic level translator.

The function diagram is shown below. The A-side I/Os are referred to VCCA (pin 6). The B-side I/Os are referred to either VCC_I2C_1_B (pin 1) or VCC_I2C_0_B (pin 2).

When CH_EN = 0, the 4-ch level translator is disabled, and the I/O pins (pins 7, 8, 9, 10, 11,12, 13, 14) go into high-impedance.




Figure 3. Function Diagram – LT Mode

A CA_DET_B input is provided to detect the use of an

HDMI dongle. When there is no HDMI dongle attached

 $(CA_DET_B = 0)$, the device goes into DP0 sub-mode,

where AUX and AUX# signals are passed. The function

diagram is shown below.

DP Mode

When MODE0 = 0 and MODE1 = 1, the NLPS591 enters DP (DisplayPort) mode. The device is configured as a DP-compliant logic level translator for the control signals. A power switch provides power to the connected display. An unidirectional translator for HPD is provided.

DP0 Sub-Mode

VIN VOUT 1 16 Protection CH EN Gate Driver Circuitry V<u>CC</u>A CRT CONTRO MODE0 = 0 3 HDMI DP LOGIC MODE1 = 1LS 4 100 ēŚ ≶ ß 33 VCCA 6 $CA_DET_B = 0$ 10 NOT USED 11 VCCA VBIAS 1 MΩ **≥** 1 MΩ ₹ HPD_A HPD_B JI 9 12 8 NOT USED VCCA 100 kΩ≶ 7 NOT USED 100 kΩ AUX_A AUX_B Î I I 2 13 VCCA AUX B# AUX_A# † T T 14 5 15 GND 100 kΩ≶ VOUT

Figure 4. Function Diagram – DP0 Sub–Mode

When an HDMI dongle is attached (CA_DET_B = 1), the device enters DP1 sub-mode. Two autosensing bidirectional logic level translators for DDC signals are

provided. A-side I/Os are referred to VCCA (pin 1), while B-side I/Os are referred to VOUT (pin 16). The function diagram is shown below.

DP1 Sub-Mode




Figure 5. Function Diagram – DP1 Sub-Mode

HDMI Mode

When MODE0 = 1 and MODE1 = 0, the NLPS591 enters HDMI mode.

When $CH_EN = 1$, the device is configured as a HDMI-compliant logic level translator for the control signals. An unidirectional translator for HPD and three autosensing bidirectional level translators for the DDC and CEC signals are provided. A-side I/Os are referred to

VCCA (pin 1), while B-side I/Os, except for CEC_B, are referred to VOUT (pin 16). A CEC3V (pin 2) input is also provided to power the connector-side pull-up of the CEC translator. A power switch provides power to the connected display. The function diagram is shown below.

When $CH_EN = 0$, the device is disabled. The power switch turns off, VOUT is pulled to GND, and the I/O pins (pins 7, 8, 9, 10, 11, 12, 13, 14) go into high–impedance.




Figure 6. Function Diagram – HDMI Mode

CRT Mode

When MODE0 = 1 and MODE1 = 1, the NLPS591 enters CRT mode.

When CH_EN = 1, the device is configured as a VESA-compliant logic level translator for the CRT control signals. Two unidirectional high-drive translators for the HSYNC and VSYNC signals and two autosensing

bidirectional level translators are provided for the DDC signals. A power switch provides power to the connected display. The function diagram is shown below.

When CH_EN = 0, the device is disabled. The power switch turns off, VOUT is pulled to GND and the I/O pins (pins 7, 8, 9, 10, 11, 12, 13, 14) go into high–impedance.




Figure 7. Function Diagram – CRT Mode

Power Switch

A power switch is provided for CRT, HDMI and DP modes, but not for LT mode. The power switch is used to provide power to a connected display. In the CRT and HDMI modes, the power may be turned on or off under user control through the CH_EN pin. When the power switch starts turning on, VOUT is held LOW momentarily before VOUT is released and follows VIN.

In the DP Mode, the CH_EN is not available, hence, the power switch is always on.

The output (VOUT) of the power switch is current–limited. The switch is protected against extended exposure to high current flows by a thermal shutdown protection circuit. The switch is back–drive protected preventing reverse current flow from VOUT to VIN.




Figure 8. Function Diagram – Power Switch

Table 3. MAXIMUM RATINGS

Symbol	Parameter	Value	Condition	Unit
VIN / CEC3V / VCC_I2C_0_B / VCC_I2C_1_B	DC Supply Voltage	-0.5 to +7.0		V
V _{CCA}	Logic DC Supply Voltage	-0.5 to +7.0		V
V _{OUT}	Load Switch Output Voltage	-0.5 to +7.0		V
V _{IOA}	A-Side DC Input/Output Voltage (Power Down)	-0.5 to +7.0	V _{CCA} = 0 V	V
	(Active)	-0.5 to (V _{CCA} + 0.5)	V _{CCA} Active	1
V _{IOB}	B-Side DC Input/Output Voltage (Power Down)	-0.5 to +7.0	V _{CCB} (Note 1) = 0 V	V
	(Active)	-0.5 to (V _{CCB} (Note 1) + 0.5)	V _{CCB} (Note 1) Active	
T _{STG}	Storage Temperature	-65 to +150		°C
ESD	ESD Protection Connector–Side (VOUT, CH1B, CH2B, CH3B, CH4B) All Other Pins	8 2		kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 4. RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CCA}	Logic DC Supply Voltage	1.65	5.5	V
V _{IN}	Load Switch Input Voltage LT Mode	1.65	5.5	V
	CRT / HDMI Mode	4.5	5.5	
	DP Mode	3.0	3.6	
V _{OUT}	Load Switch Output Voltage	GND	5.5	V
V _{IOA}	A-Side DC Input/Output Voltage (Power Down)	GND	5.5	V
	(Active)	GND	V _{CCA}	
V _{IOB}	B-Side DC Input/Output Voltage (Power Down)	GND	5.5	V
	(Active)	GND	V _{CCB} (Note 1)	
$\Delta t / \Delta V$	Input Transition Rise and Fall Rate A- or B-Ports, Push-Pull Driving		100	ns/V
	Control Input		10	1
T _A	Operating Temperature Range	-40	+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond

the Recommended Operating Ranges limits may affect device reliability.
V_{CCB} refers to the supply powering the translator B-side I/O pin. This supply could be VOUT, CEC3V, VCC_I2C_0_B or VCC_I2C_1_B, depending on the device function mode.

Table 5. DC ELECTRICAL CHARACTER	STICS (V _{CCA} = 1.65 V to 5.5 V, V _{CCB} (Note 2)) = 1.65 V to 5.5 V, unless otherwise specified)
----------------------------------	---	--

			_	-40°C to +85°C		
				Тур	-	
Symbol	Parameter	Test Conditions (Note 2)	Min	(Notes 2, 3)	Max	Unit
CONTROL	PINS – MODE0, MODE1		•		•	-
VIH	Input HIGH Voltage		2/3 * V _{CCA}			V
V _{IL}	Input LOW Voltage				1/3 * V _{CCA}	V
I _{IH}	Input HIGH Leakage	VCCA = 5.5 V		55	70	μA
۱ _{IL}	Input LOW Leakage	VCCA = 5.5 V			1	μA
CONTROL	. PIN – AUX# (CH_EN in LT, HDMI	and CRT Modes)				
VIH	Input HIGH Voltage		2/3 * V _{CCA}			V
VIL	Input LOW Voltage				1/3 * V _{CCA}	V
IIL	Input Leakage Current	VCCA = 5.5 V			±1	μA
POWER S	WITCH (VIN = 3.0 V to 5.5 V)					
R _{DSON}	Static ON-State Resistance	VIN = 5 V, I _{LOAD} < 300 mA			240	mΩ
		$VIN = 3.3 \text{ V}, \text{ I}_{LOAD} < 300 \text{ mA}$			300	
t _R	Output Rise Time	VIN = 5 V, I _{LOAD} = 100 mA	0.2		1.0	ms
t _F	Output Fall Time	VIN = 5 V, I _{LOAD} = 100 mA			0.01	ms
t _{ON}	Gate Turn-On Time	VIN = 5 V, From VIN applied to VOUT = 10% of fully on		0.5	1.5	ms
		VIN = 3.3 V, From VIN applied to VOUT = 10% of fully on			1.7	
I _{REV}	Reverse Current Protection	$V_{CCA} \ge 1.65$ V, Switch Enabled, No Load, (VOUT - VIN) ≥ 0.5 V (Note 4)			40	μΑ
I _{LIM}	Current Limit Threshold	$\Delta V_{SW} = 400 \text{ mV} \text{ (Note 5)}$	0.45		0.8	А
t _{DET}	Response Time to Short Circuit	(Note 6)		5		μs
T _{SHUT}	Thermal Shutdown	Shutdown Threshold, TRIP Temperature		140		°C
		Hysteresis		12		
V _{OVP}	Output Overvoltage Protection	Trip Voltage		5.9		V
		Hysteresis		0.3		

LT Mode (I²C Translator Channels) CRT and DP1 Modes (DDC Translator Channels) HDMI Mode (CEC and DDC Translator Channels)

V _{IHA}	A Side Input High Voltage		V _{CCA} - 0.4		V
V _{IHB}	B Side Input High Voltage		V _{CCB} - 0.4		V
V _{ILA}	A Side Input Low Voltage			0.15	V
V _{ILB}	B Side Input Low Voltage			0.15	V
V _{OHA}	A Side Output High Voltage	A Side Source Current = 20 μ A	2/3 * V _{CCA}		V
V _{OHB}	B Side Output High Voltage	B Side Source Current = 20 μ A	2/3 * V _{CCB}		V
V _{OLA}	A Side Output Low Voltage	A Side Sink Current = 20 μ A		1/3 * V _{CCA}	V
V _{OLB}	B Side Output Low Voltage	B Side Sink Current = 20 μA		1/3 * V _{CCB}	V
I _{OZA}	Output Leakage Current on A Side in "Disabled" Modes			1	μΑ
I _{OZB}	Output Leakage Current on B Side in "Disabled" Modes			1	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Typical values are for $V_{CCB} = +3.3 \text{ V}$, $V_{CCA} = +1.8 \text{ V}$ and $T_A = +25^{\circ}\text{C}$. V_{CCB} may refer to VIN, AUX or VOUT depend on the operating mode. 3. All units are production tested at $T_A = +25^{\circ}\text{C}$. Limits over the operating temperature range are guaranteed by design. 4. Reverse current protection is activated only when a reverse current threshold of about 200 mA is reached. 5. ΔV_{SW} is the voltage difference across the power switch.

6. Guaranteed by design.

				–40°C to +85°C			
Symbol	Parameter	Test Conditions (Note 7)	1	Min	Typ (Notes 7, 8)	Max	Unit
CRT Mode	(HSYNC/VSYNC Unidire	ctional Translator Drivers)					
V _{IH}	Input HIGH Voltage	VCCA = 4.5 to 5.5 V		2.0			V
		VCCA = 3.0 to 3.6 V		1.8			
		VCCA = 2.3 to 2.7 V		1.6			
		VCCA = 1.65 to 1.95 V		1.4			
VIL	Input LOW Voltage	VCCA = 4.5 to 5.5 V				0.8	V
		VCCA = 3.0 to 3.6 V				0.7	
		VCCA = 2.3 to 2.7 V				0.5	
		VCCA = 1.65 to 1.95 V				0.3	
V _{OH}	Output HIGH Voltage	$V_{I} = V_{IH},$	$I_{OH} = -20 \ \mu A$	V _{OUT} - 0.1			V
			I _{OH} = – 24 mA	2.0			
V _{OL}	Output LOW Voltage	$V_{I} = V_{IL},$	I _{OL} = 20 μA			0.1	V
			I _{OL} = 24 mA			0.8	
HPD Drive	r (HPD_B to HPD_A Tran	slator for DP and HDMI Modes)					
V _{IH}	Input HIGH Voltage	$\begin{array}{l} \mbox{VCCA} \leq 2 \mbox{ V}; \mbox{VOUT} \geq 3 \mbox{ V}; \\ \mbox{R}_{\mbox{HPD}_B2VOUT} \leq 40 \mbox{ k}\Omega, \mbox{HPD}_A \mbox{ Open} \end{array}$		2.0			V

v

٧

V

V

V

μA

μA

0.4

V_{IL}+0.1

0.35

7.0

1

5.5

V_{CCA} - 0.5

1.0

Table 6. DC ELECTRICAL CHARACTERISTICS (V_{CCA} = 1.65 V to 5.5 V, V_{CCB} (Note 7) = 3.0 V to 5.5 V, unless otherwise specified)

VCCA = 5.5 V $I_{\rm HL}$ Input LOW Leakage DP0 Mode (AUX, AUXN Level Shifters) See Figures 16 and 17.

 V_{IL}

VOH

VOL

VIH

 V_{IL}

 $I_{\rm H}$

Input LOW Voltage

Output HIGH Voltage

Output LOW Voltage

CA_DET_B Input (CH1B for DP Modes) Input HIGH Voltage

Input LOW Voltage

Input HIGH Leakage

_		•	,				
	R _{ON}	ON-State Resistance	I_{LOAD} = 5mA, V_{CCA} = 3.0 V, VI = 1.3 V to 1.7 V	10	40	Ω	
			I_{LOAD} = 5mA, V_{CCA} = 4.5 V, VI = 2.7 V to 3.1 V	4	10		

7. Typical values are for V_{CCB} = +3.3 V, V_{CCA} = +1.8 V and T_A = +25°C. V_{CCB} may refer to VIN, AUX or VOUT depend on the operating mode. 8. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

VCCA \leq 2 V; VOUT \geq 3 V;

 $V_{I} = V_{IH}, I_{OH} = -0.1 \ \mu A$

VCCA = 5.5 V

 $V_I = V_{IL}$, $I_{OL SINK} = 20 \ \mu A$

 $R_{HPD B2VOUT} \leq 40 \text{ k}\Omega, HPD_A \text{ Open}$

Table 7. DC ELECTRICAL CHARACTERISTICS (V_{CCA} = 1.65 V to 5.5 V, V_{CCB} (Note 9) = 1.65 V to 5.5 V, unless otherwise specified)

			-	40°C to +85°	C	
Symbol	Parameter	Test Conditions (Note 9)	Min	Typ (Notes 9, 10)	Max	Unit
SUPPLY A	ND LEAKAGE CURRENTS					
I _{VCCA}	V _{CCA} Supply Current	LT Mode: VIN = 5.5 V, AUX = 5.5 V, AUX# = V_{IHA} or $V_{ILA},$ all other pins open			75	μΑ
		DP Mode: VIN = 3.3 V, all other pins left open			130	1
		HDMI Mode: VIN = 5 V, AUX# = V_{IHA} or V_{ILA} , all other pins left open			130	
		CRT Mode: VIN = 5 V, AUX# = V_{IHA} or V_{ILA} , CH1A = CH2A = 0 V, all other pins left open			10	
I _{VIN}	V _{IN} Supply Current	LT Mode: VIN = 1.65 to 5.5 V, V _{CCA} = AUX = 5.5 V, AUX# = V _{IHA} or V _{ILA} , all other pins left open			60	μΑ
I _{OZ}	I/O Tristate Leakage Current	LT, HDMI or CRT Mode: CH_EN = L		0.1	1.0	μA
I _{OFF}	I/O Power-Off Leakage Cur- rent	All Modes: $V_{CCB} = 0 \text{ V}$, $V_{CCA} = 0 \text{ to } 5.5 \text{ V}$, or $V_{CCB} = 0 \text{ to } 5.5 \text{ V}$, $V_{CCA} = 0 \text{ V}$			1.0	μA

9. Typical values are for V_{CCB} = +3.3 V, V_{CCA} = +1.8 V and T_A = +25°C. V_{CCB} may refer to VIN, AUX or VOUT depend on the operating mode. 10. All units are production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

Table 8. PULLUP / PULLDOWN RESISTOR CONFIGURATIONS

			Typical, $T_A = +25^{\circ}C (\Omega)$)								
		Function Mode										
Pin / Mode	LT	CRT	HDMI	DP0 (AUX)	DP1							
CH1A	10K to VCCA		10K to VCCA	Hi–Z	Hi–Z							
CH2A	10K to VCCA		1M to VCCA	1M to VCCA	1M to VCCA							
CH3A	10K to VCCA	2.2 K to VCCA	2.2K to VCCA	Hi–Z	2.2K to VCCA							
CH4A	10K to VCCA	2.2 K to VCCA	2.2K to VCCA	Hi–Z	2.2K to VCCA							
CH1B	10K to VIN		26K to CEC3V	1M to GND	1M to GND							
CH2B	10K to VIN		100K to GND	100K to GND	100K to GND							
СНЗВ	10K to AUX	4.7K to VOUT	4.7 K to VOUT	100K to GND	4.7K to VOUT							
CH4B	10K to AUX	4.7K to VOUT	4.7 K to VOUT	100K to VOUT	4.7K to VOUT							
AUX	Hi–Z	Hi–Z	Hi–Z		Hi–Z							
AUXN	Hi–Z	Hi–Z	Hi–Z		Hi–Z							

Table 9. TIMING CHARACTERISTICS in Rail-to-Rail Driving Configuration for Bidirectional Transfer Channels:

CH1, CH2, CH3, CH4 in LT Mode for VCCA = 1.65 V to 5.5 V and VCCB = 1.65 V to 5.5 V; CH3, CH4 in DP1 Mode for VCCA = 1.65 V to 5.5 V and VCCB = 3.0 V to 3.6 V; CH1, CH3, CH4 in HDMI Mode for VCCA = 1.65 V to 5.5 V and VCCB = 4.5 V to 5.5 V;

CH3, CH4 in CRT Mode for VCCA = 1.65 V to 5.5 V and VCCB = 4.5 V to 5.5 V.

(R_{PU_INT} = 10 kΩ, C_{LOAD} = 15 pF, driver output impedance \leq 50 Ω, R_{LOAD} = 50 kΩ, unless otherwise specified. See Figures 9, 10, 13, 14 and 15.)

			–40°C to +85°C						
			V _{CCB} = 1.65 V to 1.95 V		V _{CCB} = 3.0 V to 3.6 V		V _{CCB} = 4.5 V to 5.5 V		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Min	Max	Unit
V _{CCA} = 1.65 V to 1.95 V									
A Side Rise Time	t _{RA}			32		25		22.6	nS
B Side Rise Time	t _{RB}			32		24		17	nS
A Side Fall Time	t _{FA}			7		6		15	nS
B Side Fall Time	t _{FB}			4.7		12.2		25	nS
A Side to B Side Propagation Delay	t _{PDA-B}			20		14		13	nS
B Side to A Side Propagation Delay	t _{PDB-A}			20		15		12	nS
Translator Enable Time (Note 11)	t _{PZH} , t _{PZL}	CH_EN = H		100		90		120	nS
Translator Disable Time (Note 11)	t _{PHZ} , t _{PLZ}	CH_EN = L		220		370		500	nS
Maximum Data Rate	MDR		20		20		20		Mbps
V _{CCA} = 3.0 V to 3.6 V									
A Side Rise Time	t _{RA}			16		13		12.3	nS
B Side Rise Time	t _{RB}			25		14		9	nS
A Side Fall Time	t _{FA}			9		4		3.5	nS
B Side Fall Time	t _{FB}			6		4		5	nS
A Side to B Side Propagation Delay	t _{PDA-B}			15		3.5		6.3	nS
B Side to A Side Propagation Delay	t _{PDB-A}			14		4		3	nS
Translator Enable Time (Note 11)	t _{PZH} , t _{PZL}	CH_EN = H		80		30		30	nS
Translator Disable Time (Note 11)	t _{PHZ} , t _{PLZ}	CH_EN = L		600		200		330	nS
Maximum Data Rate	MDR		20		20		20		Mbps
V _{CCA} = 4.5 V to 5.5 V									
A Side Rise Time	t _{RA}			17		13.5		10.5	nS
B Side Rise Time	t _{RB}			23		13.3		8	nS
A Side Fall Time	t _{FA}			13		5		3	nS
B Side Fall Time	t _{FB}			20		9.6		3	nS
A Side to B Side Propagation Delay	t _{PDA-B}			13		4		6.5	nS
B Side to A Side Propagation Delay	t _{PDB-A}	1		13		6		7	nS
Translator Enable Time (Note 11)	t _{PZH} , t _{PZL}	CH_EN = H		85		20		20	nS
Translator Disable Time (Note 11)	t _{PHZ} , t _{PLZ}	CH_EN = L		200		350		260	nS
Maximum Data Rate	MDR		20		20		20		Mbps

11. These parameters apply to the LT, HDMI and CRT modes only. The power switch turn-on time should be added to translator enable time for HDMI and CRT modes. Maximum CH EN frequency is 10 kHz with minimum high pulse duration of 30 μs.

Table 10. TIMING CHARACTERISTICS in Open Drain Driving Configuration for Bidirectional Transfer Channels:

CH1, CH2, CH3, CH4 in LT Mode for VCCA = 1.65 V to 5.5 V and VCCB = 1.65 V to 5.5 V; CH3, CH4 in DP1 Mode for VCCA = 1.65 V to 5.5 V and VCCB = 3.0 V to 3.6 V;

CH1, CH3, CH4 in HDMI Mode for VCCA = 1.65 V to 5.5 V and VCCB = 4.5 V to 5.5 V;

CH3, CH4 in CRT Mode for VCCA = 1.65 V to 5.5 V and VCCB = 4.5 V to 5.5 V.

(R_{PU} INT = 10 k Ω , C_{LOAD} = 15 pF, driver output impedance \leq 50 Ω , R_{LOAD} = 1 M Ω , unless otherwise specified.

See Figures 11, 12, 13, 14 and 15.)

					–40°C t	o +85°C			
				V _{CCB} = I.65 V to 1.95 V		зв = о 3.6 V	V _{CC} 4.5 V t		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Min	Max	Unit
V _{CCA} = 1.65 V to 1.95 V									
A Side Rise Time	t _{RA}	R _{PU_INT} =		145		110		200	nS
B Side Rise Time	t _{RB}	10 kΩ		155		110		200	nS
A Side Fall Time	t _{FA}			20		15		20	nS
B Side Fall Time	t _{FB}			20		28		38	nS
A Side to B Side Propagation Delay	t _{PHLA-B}			10		15		17	nS
	t _{PLHA-B}			50		40		40	1
B Side to A Side Propagation Delay	t _{PHLB-A}			10		10		14	nS
	t _{PLHB-A}			50		10		12	1
Translator Enable Time (Note 12)	t _{PZH} , t _{PZL}	CH_EN = H		30		25		22	nS
Translator Disable Time (Note 12)	t _{PHZ} , t _{PLZ}	CH_EN = L		60		82		80	nS
Maximum Data Rate	MDR		2		2		2		Mbps
V _{CCA} = 3.0 V to 3.6 V	•	•			•	•	•	-	
A Side Rise Time	t _{RA}	R _{PU INT} =		105		130		105	nS
B Side Rise Time	t _{RB}	10 kΩ		135		130		170	nS
A Side Fall Time	t _{FA}			25		20		20	nS
B Side Fall Time	t _{FB}			25		20		30	nS
A Side to B Side Propagation Delay	t _{PHLA-B}			10		10		15	nS
	t _{PLHA-B}			20		10		17	1
B Side to A Side Propagation Delay	t _{PHLB-A}			15		25		15	nS
	t _{PLHB-A}			30		10		10	1
Translator Enable Time (Note 12)	t _{PZH} , t _{PZL}	CH_EN = H		34		15		16	nS
Translator Disable Time (Note 12)	t _{PHZ} , t _{PLZ}	CH_EN = L		72		80		80	nS
Maximum Data Rate	MDR		2		2		2		Mbps
V _{CCA} = 4.5 V to 5.5 V	•		•	-	•	•	-		-
A Side Rise Time	t _{RA}	R _{PU INT} =		85		90		125	nS
B Side Rise Time	t _{RB}	10 kΩ		120		110		130	nS
A Side Fall Time	t _{FA}			40		30		30	nS
B Side Fall Time	t _{FB}			25		20		30	nS
A Side to B Side Propagation Delay	t _{PHLA-B}			12		11		20	nS
	t _{PLHA-B}	1		10		10		5	1
B Side to A Side Propagation Delay	t _{PHLB-A}	1		25		15	1	20	nS
	t _{PLHB-A}	1		30		10	1	8	1
Translator Enable Time (Note 12)	t _{PZH} , t _{PZL}	CH_EN = H	1	30		13	1	10	nS
Translator Disable Time (Note 12)	t _{PHZ} , t _{PLZ}	 CH_EN = L	1	100		75	1	70	nS
Maximum Data Rate	MDR		2	1	2	1	2		Mbps

12. These parameters apply to the LT, HDMI and CRT modes only. The power switch turn-on time should be added to translator enable time for HDMI and CRT modes. Maximum CH_EN frequency is 10 kHz with minimum high pulse duration of 30 µs.

Table 11. TIMING CHARACTERISTICS for HSYNC/VSYNC Drivers (CH1, CH2 in CRT Mode)

(VCCA = 1.65 V to 5.5 V, VCCB = 4.5 V, C_{LOAD} = 15 pF, driver output impedance \leq 50 Ω , R_{LOAD} = 50 k Ω , $t_R \leq$ 3 ns and $t_F \leq$ 3 ns, unless otherwise specified. See Figures 9, 13, 14 and 15.)

			–40°C to +85°C						
			V _{CCB} = 1.65 V to 1.95 V		V _{CCB} = 3.0 V to 3.6 V		V _{CCB} = 4.5 V to 5.5 V		1
Parameter	Symbol	Conditions	Min	Max	Min	Max	Min	Max	Unit
V _{CCA} = 1.65 V to 1.95 V									
A Side to B Side Propagation Delay	t _{PDA-B}							13	nS
B Side Rise Time	t _{RB}							5	nS
B Side Fall Time	t _{FB}							4	nS
Output Enable Time (Note 13)	t _{PZH} , t _{PZL}	CH_EN = H						1.2	mS
Output Disable Time	t _{PHZ} , t _{PLZ}	CH_EN = L						130	nS
Maximum Data Rate	MDR						90		Mbps
V _{CCA} = 3.0 V to 3.6 V									
A Side to B Side Propagation Delay	t _{PDA-B}							6	nS
B Side Rise Time	t _{RB}							6	nS
B Side Fall Time	t _{FB}							4	nS
Output Enable Time (Note 13)	t _{PZH} , t _{PZL}	CH_EN = H						0.65	mS
Output Disable Time	t _{PHZ} , t _{PLZ}	CH_EN = L						130	nS
Maximum Data Rate	MDR						100		Mbps
V _{CCA} = 4.5 V to 5.5 V	-	-				-	-	-	-
A Side to B Side Propagation Delay	t _{PDA-B}							6	nS
B Side Rise Time	t _{RB}							5	nS
B Side Fall Time	t _{FB}							4	nS
Output Enable Time (Note 13)	t _{PZH} , t _{PZL}	CH_EN = H						0.61	mS
Output Disable Time	t _{PHZ} , t _{PLZ}	CH_EN = L						130	nS
Maximum Data Rate	MDR						120		Mbps

13. Output Enable Time takes into account turn-on time of the power switch. Maximum CH_EN frequency is 10 kHz with minimum high | duration of 30 μs.

Table 12. TIMING CHARACTERISTICS for AUX_A/AUX#_A to AUX_B/AUX#_B (AUX-CH3B [AUX_A-AUX_B], AUX#-CH4B [AUX_A#-AUX_B#] in DP0 Mode) (VCCA = 1.65 V to 5.5 V and VOUT = 3.0 V to 3.6 V. See Figures 16 and 17.)

			–40°C to +85°C						
			V _{OUT} = 1.65 V to 1.95 V		V _{OUT} = 3.0 V to 3.6 V		V _{OUT} = 4.5 V to 5.5 V		1
Parameter	Symbol	Conditions	Min	Max	Min	Max	Min	Max	Unit
V _{CCA} = 1.65 V to 1.95 V									
B Side Rise Time	t _{RB}	V _{IH} = 0.65 V,				2.5			nS
B Side Fall Time	t _{FB}	V _{IL} = 0.25 V				2.5			nS
A Side to B Side Propagation Delay	t _{PDA-B}					0.2			nS
Maximum Data Rate	MDR				100				Mbps
V _{CCA} = 3.0 V to 3.6 V									
B Side Rise Time	t _{RB}	V _{IH} = 2.0 V,				2.5			nS
B Side Fall Time	t _{FB}	V _{IL} = 1.6 V				2.5			nS
A Side to B Side Propagation Delay	t _{PDA-B}					0.1			nS
Maximum Data Rate	MDR				100				Mbps
V _{CCA} = 4.5 V to 5.5 V									
B Side Rise Time	t _{RB}	V _{IH} = 3.5 V,				2.5			nS
B Side Fall Time	t _{FB}	V _{IL} = 3.1 V				2.5			nS
A Side to B Side Propagation Delay	t _{PDA-B}					0.05			nS
		-1	The second se	1		1		1	

100

Mbps

MDR

Maximum Data Rate

Test Setups




Figure 9. Rail-to-Rail Driving A-side I/O




Figure 11. Open-Drain Driving A-side I/O




Figure 10. Rail-to-Rail Driving B-side I/O




Figure 12. Open-Drain Driving B-side I/O





Figure 13. Definition of Timing Specification Parameters



Test	Switch
t _{PZH} , t _{PHZ}	Open
t _{PZL} , t _{PLZ}	2 × V _{CC}

 $\begin{array}{l} C_L = 15 \ pF \ or \ equivalent \ (Includes \ jig \ and \ probe \ capacitance) \\ R_L = R_1 = 50 \ k\Omega \ or \ equivalent \\ R_T = Z_{OUT} \ of \ pulse \ generator \ (typically \ 50 \ \Omega) \end{array}$

Figure 14. Test Circuit for Translator Enable/Disable Time Measurements




Figure 15. LT, HDMI, CRT Mode Translator Enable/Disable Time Definition






Figure 16. DP0 Mode AUX Channels Test Circuit





PACKAGE DIMENSIONS



For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and tesigned, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconducts harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or deat

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative