$\frac{\text{MOSFET}}{\text{D}^2\text{PAK}} - \text{N-Channel,}$ $\frac{\text{D}^2\text{PAK}}{\text{45 A, 60 V, 26 m}\Omega}$

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

- Higher Current Rating
- Lower R_{DS(on)}
- Lower V_{DS(on)}
- Lower Capacitances
- Lower Total Gate Charge
- Tighter V_{SD} Specification
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge
- AEC-Q101 Qualified and PPAP Capable NTBV45N06
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_{.1} = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	60	Vdc
Drain-to-Gate Voltage (R _{GS} = 10 MΩ)	V_{DGR}	60	Vdc
Gate–to–Source Voltage - Continuous - Non–Repetitive (t _p ≤10 ms)	V _{GS} V _{GS}	±20 ±30	Vdc
$ \begin{array}{lll} \text{Drain Current} & -\text{ Continuous } \textcircled{0} T_A = 25^{\circ}\text{C} \\ -\text{ Continuous } \textcircled{0} T_A = 100^{\circ}\text{C} \\ -\text{ Single Pulse } (t_p \leq 10 \mu\text{s}) \end{array} $	I _D I _D I _{DM}	45 30 150	Adc Apk
Total Power Dissipation @ T _A = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (Note 1) Total Power Dissipation @ T _A = 25°C (Note 2)	P _D	125 0.83 3.2 2.4	W W/°C W W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +175	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ($V_{DD} = 50$ Vdc, $V_{GS} = 10$ Vdc, $RG = 25$ Ω , $I_{L(pk)} = 40$ A, $L = 0.3$ mH, $V_{DS} = 60$ Vdc)	E _{AS}	240	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	1.2 46.8 63.2	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. When surface mounted to an FR4 board using 1 in pad size, (Cu Area 1.127 in²).




ON Semiconductor®

http://onsemi.com


45 AMPERES, 60 VOLTS

 $R_{DS(on)} = 26 \text{ m}\Omega$





MARKING DIAGRAMS & PIN ASSIGNMENTS



NTx45N06 = Device Code x = B or P

A = Assembly Location

Y = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

2.	When surface mounted to an FR4 board using the minimum recommended pad size, (Cu Area 0.412 in ²).

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

C	Symbol	Min	Тур	Max	Unit			
OFF CHARACTERISTICS			•	•		•		
Drain-to-Source Breakdown Voltage (Note 3) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)		V _{(BR)DSS}	60 -	70 57	- -	Vdc mV/°C		
Zero Gate Voltage Drain Current (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc, T _J = 150°C)		(V _{DS} = 60 Vdc, V _{GS} = 0 Vdc)		I _{DSS}	- -	- -	1.0 10	μAdc
Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	-	_	±100	nAdc		
ON CHARACTERISTICS (Note	3)							
Gate Threshold Voltage (Note 3) (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative)		V _{GS(th)}	2.0	2.8 7.2	4.0 -	Vdc mV/°C		
Static Drain-to-Source On-Resistance (Note 3) (V _{GS} = 10 Vdc, I _D = 22.5 Adc)		R _{DS(on)}	-	21	26	mΩ		
Static Drain-to-Source On-Voltage (Note 3) (V _{GS} = 10 Vdc, I _D = 45 Adc) (V _{GS} = 10 Vdc, I _D = 22.5 Adc, T _J = 150°C)		V _{DS(on)}	- -	0.93 0.93	1.4 -	Vdc		
Forward Transconductance (N	lote 3) (V _{DS} = 8.0 Vdc, I _D = 12 Adc)	9 _{FS}	-	16.6	-	mhos		
DYNAMIC CHARACTERISTICS	3							
Input Capacitance		C _{iss}	-	1224	1725	pF		
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	345	485			
Transfer Capacitance	,	C _{rss}	_	76	160			
SWITCHING CHARACTERISTI	CS (Note 4)							
Turn-On Delay Time		t _{d(on)}	-	10	25	ns		
Rise Time	(V _{DD} = 30 Vdc, I _D = 45 Adc,	t _r	-	101	200			
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc}, R_G = 9.1 \Omega) \text{ (Note 3)}$	$t_{d(off)}$	-	33	70			
Fall Time		t _f	-	106	220			
Gate Charge			-	33	46	nC		
	$(V_{DS} = 48 \text{ Vdc}, I_D = 45 \text{ Adc}, V_{GS} = 10 \text{ Vdc}) \text{ (Note 3)}$	Q ₁	-	6.4	-			
VGS = 10 Vd0/ (Note 0)		Q ₂	-	15	-			
SOURCE-DRAIN DIODE CHAI	RACTERISTICS							
Forward On-Voltage	$(I_S = 45 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 45 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	V_{SD}	-	1.08 0.93	1.2 -	Vdc		
Reverse Recovery Time	4 45 4 1 1 2 2 1 1	t _{rr}	-	53.1	-	ns		
	(I _S = 45 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs) (Note 3)	t _a	-	36	-			
	2.3/αι = 100 / γμο/ (1010 0)	t _b	-	16.9	-]		
Reverse Recovery Stored Cha	arge	Q _{RR}	-	0.087	_	μC		

ORDERING INFORMATION

Device	Package	Shipping [†]
NTB45N06T4G	D ² PAK (Pb-Free)	800 / Tape & Reel
NTBV45N06T4G	D ² PAK (Pb-Free)	800 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature




Figure 13. Thermal Response






Figure 14. Thermal Response

PACKAGE DIMENSIONS




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. 418B-01 THRU 418B-03 OBSOLETE, NEW STANDARD 418B-04.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.340	0.380	8.64	9.65
В	0.380	0.405	9.65	10.29
С	0.160	0.190	4.06	4.83
D	0.020	0.035	0.51	0.89
E	0.045	0.055	1.14	1.40
F	0.310	0.350	7.87	8.89
G	0.100 BSC		2.54 BSC	
Н	0.080	0.110	2.03	2.79
J	0.018	0.025	0.46	0.64
K	0.090	0.110	2.29	2.79
L	0.052	0.072	1.32	1.83
М	0.280	0.320	7.11	8.13
N	0.197 REF		5.00 REF	
P	0.079 REF		2.00 REF	
R	0.039 REF		0.99 REF	
S	0.575	0.625	14.60	15.88
V	0.045	0.055	1.14	1.40



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative