## **Power MOSFET**

# 40 V, 5.8 m $\Omega$ , 59 A, Single N-Channel

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain Cur-		$T_C = 25^{\circ}C$	I <sub>D</sub>	59	Α
rent R <sub>θJC</sub> (Notes 1 & 3)	Steady	$T_C = 100^{\circ}C$		44	
Power Dissipation R <sub>θJC</sub>	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	40	W
(Note 1)		T <sub>C</sub> = 100°C		20	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	19	Α
Current R <sub>θJA</sub> (Notes 1, 2 & 3)	Steady	T <sub>A</sub> = 100°C		14	
Power Dissipation $R_{\theta JA}$	State	T <sub>A</sub> = 25°C	$P_{D}$	4.0	W
(Notes 1 & 2)		T <sub>A</sub> = 100°C		2.0	
Pulsed Drain Current	$T_A = 25^{\circ}$	C, $t_p = 10  \mu s$	I <sub>DM</sub>	320	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	ç
Source Current (Body Diode)			I <sub>S</sub>	44	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 5 A)			E <sub>AS</sub>	136	mJ
Lead Temperature for Sol (1/8" from case for 10 s)	dering Pu	irposes	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{\theta JC}$	3.8	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	38	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface–mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



## ON Semiconductor®

#### www.onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	
40 V	5.8 mΩ @ 10 V	59 A	





DPAK CASE 369C STYLE 2

# MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location

Y = Year

WW = Work Week 5C464N= Device Code G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

DFF CHARACTERISTICS  Drain-to-Source Breakdown Voltage  Drain-to-Source Breakdown Voltage Temperature Coefficient  Zero Gate Voltage Drain Current  Gate-to-Source Leakage Current  DN CHARACTERISTICS (Note 4)  Gate Threshold Voltage  Negative Threshold Temperature Coefficient  Drain-to-Source On Resistance  Forward Transconductance  CHARGES, CAPACITANCES AND GATE RESI	V <sub>(BR)DSS</sub> V <sub>(BR)DSS</sub> /T <sub>J</sub> I <sub>DSS</sub> I <sub>GSS</sub> V <sub>GS(TH)</sub>	$V_{GS} = 0 \text{ V}, I_{D} = 0 \text{ V}$ $V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{DS} = 0 \text{ V}, V_{GS} = 0 \text{ V}$	T <sub>J</sub> = 25°C T <sub>J</sub> = 125°C	40	22		V mV/°C
Drain-to-Source Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current  Gate-to-Source Leakage Current  DN CHARACTERISTICS (Note 4)  Gate Threshold Voltage  Negative Threshold Temperature Coefficient  Drain-to-Source On Resistance Forward Transconductance  CHARGES, CAPACITANCES AND GATE RESI	V <sub>(BR)DSS</sub> /T <sub>J</sub> I <sub>DSS</sub> I <sub>GSS</sub> V <sub>GS(TH)</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	T <sub>J</sub> = 25°C T <sub>J</sub> = 125°C	40	22		,
Temperature Coefficient Zero Gate Voltage Drain Current  Gate—to—Source Leakage Current  ON CHARACTERISTICS (Note 4)  Gate Threshold Voltage  Negative Threshold Temperature Coefficient  Drain—to—Source On Resistance  Forward Transconductance  CHARGES, CAPACITANCES AND GATE RESI	I <sub>DSS</sub>		T <sub>J</sub> = 125°C		22		m\//°C
Gate-to-Source Leakage Current  DN CHARACTERISTICS (Note 4)  Gate Threshold Voltage  Negative Threshold Temperature Coefficient  Drain-to-Source On Resistance  Forward Transconductance  CHARGES, CAPACITANCES AND GATE RES	I <sub>GSS</sub>		T <sub>J</sub> = 125°C			i	IIIV/-C
CHARGES, CAPACITANCES AND GATE RESI	V <sub>GS(TH)</sub>		-		1	10	μΑ
CHARGES, CAPACITANCES AND GATE RESI	V <sub>GS(TH)</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	·			250	1
Gate Threshold Voltage  Negative Threshold Temperature Coefficient  Drain-to-Source On Resistance  Forward Transconductance  CHARGES, CAPACITANCES AND GATE RESI			<sub>S</sub> = 20 V			100	nA
Negative Threshold Temperature Coefficient  Drain-to-Source On Resistance  Forward Transconductance  CHARGES, CAPACITANCES AND GATE RESI							
Drain-to-Source On Resistance Forward Transconductance CHARGES, CAPACITANCES AND GATE RESI	., _	$V_{GS} = V_{DS}, I_{D}$	= 40 μΑ	2.0		4.0	V
Forward Transconductance CHARGES, CAPACITANCES AND GATE RESI	$V_{GS(TH)}/T_J$				6.8		mV/°C
CHARGES, CAPACITANCES AND GATE RESI	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_{D}$	) = 30 A		4.8	5.8	mΩ
	9FS	$V_{DS} = 3 \text{ V}, I_{D}$	= 30 A		55		S
Input Capacitance	ISTANCES						
input Supusitarios	C <sub>iss</sub>				1200		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 7 \text{ V}_{DS} = 20 \text{ V}$	1.0 MHz, ) V		580		1
Reverse Transfer Capacitance	C <sub>rss</sub>	VDS - 20	, ,		32		1
Total Gate Charge	Q <sub>G(TOT)</sub>				20		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>		ŀ		3.7		1
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 20 \text{ V},$ $I_{D} = 30 \text{ A}$			6.2		1
Gate-to-Drain Charge	$Q_{GD}$	I <sub>D</sub> = 00	,``		4.0		1
Plateau Voltage	V <sub>GP</sub>				5.0		V
SWITCHING CHARACTERISTICS (Note 5)	•		•				•
Turn-On Delay Time	t <sub>d(on)</sub>				9		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V}, V_{D}$	s = 20 V.		40		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 30 \text{ A}, R_G$	$= 2.5 \Omega$		18		1
Fall Time	t <sub>f</sub>				5		1
DRAIN-SOURCE DIODE CHARACTERISTICS	 }				<u>.                                    </u>		4
Forward Diode Voltage	$V_{SD}$	V00 = 0 V	T <sub>J</sub> = 25°C		0.9	1.2	V
		$V_{GS} = 0 V,$ $I_{S} = 30 A$	T <sub>J</sub> = 125°C		0.8		1
Reverse Recovery Time	t <sub>RR</sub>		1		32		ns
Charge Time	ta	$V_{00} = 0 V dl_0/dt$	– 100 A/us		16		1
Discharge Time		$V_{GS} = 0 \text{ V, dI}_S/\text{dt} = 100 \text{ A/}\mu\text{s,}$ $I_S = 30 \text{ A}$					1
Reverse Recovery Charge	tb	18 = 30	^		17	1	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**





Figure 1. On-Region Characteristics



V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V) Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 5. On-Resistance Variation with **Temperature** 




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

## **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics


## **ORDERING INFORMATION**


Order Number	Package	Shipping <sup>†</sup>
NTD5C464NT4G	DPAK (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

**DATE 21 JUL 2015** 










**BOTTOM VIEW** ALTERNATE CONSTRUCTIONS

STYLE 1: PIN 1. BASE 2. COLLE 3. EMITTI 4. COLLE	ER 3. SOL	AIN 2. CATI JRCE 3. ANO	HODE 2. ANODE DE 3. GATE	STYLE 5: PIN 1. GATE 2. ANODE 3. CATHODE 4. ANODE
STYLE 6:	STYLE 7:	3. ANODE	STYLE 9:	STYLE 10:
PIN 1. MT1	PIN 1. GATE		PIN 1. ANODE	PIN 1. CATHODE
2. MT2	2. COLLECTOR		2. CATHODE	2. ANODE
3. GATE	3. EMITTER		3. RESISTOR ADJUST	3. CATHODE
4. MT2	4. COLLECTOR		4. CATHODE	4. ANODE

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

z

- IOTES. 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z.


  Jimensions b And E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

  MENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

		INC	HES	MILLIM	IETERS
	DIM	MIN	MAX	MIN	MAX
	Α	0.086	0.094	2.18	2.38
	A1	0.000	0.005	0.00	0.13
	b	0.025	0.035	0.63	0.89
ĺ	b2	0.028	0.045	0.72	1.14
	b3	0.180	0.215	4.57	5.46
	С	0.018	0.024	0.46	0.61
	c2	0.018	0.024	0.46	0.61
	D	0.235	0.245	5.97	6.22
	Е	0.250	0.265	6.35	6.73
	е	0.090	BSC	2.29	BSC
	Н	0.370	0.410	9.40	10.41
	L	0.055	0.070	1.40	1.78
	L1	0.114	REF	2.90	REF
ĺ	L2	0.020	BSC	0.51	BSC
	L3	0.035	0.050	0.89	1.27
	L4		0.040		1.01
	Z	0.155		3.93	

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code = Assembly Location Α L = Wafer Lot Υ = Year

WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON10527D	E
STATUS:	ON SEMICONDUCTOR STANDARD	a ve
NEW STANDARD:	REF TO JEDEC TO-252	"(
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOU	NT

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

PAGE 1 OF 2



<b>DOCUMENT</b>	NUMBER:
98AON10527	7D

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
Α	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAMBALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative