MOSFET – Power, Single, N-Channel, TSOP-6 30 V, 7.0 A

Features

- Low R_{DS(on)}
- Low Gate Charge
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- Pb–Free Package is Available

Applications

- Load Switch
- Notebook PC
- Desktop PC

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rating			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I _D	5.0	А
Current (Note 1)	State	T _A = 85°C		3.6	
	t ≤ 10 s	$T_A = 25^{\circ}C$		7.0	
Power Dissipation (Note 1)	pation Steady State		P _D	1.0	W
	t ≤ 10 s			2.0	
Continuous Drain	Steady	T _A = 25°C	I _D	3.5	А
Current (Note 2)	State	T _A = 85°C		2.5	
Power Dissipation (Note 2)		$T_A = 25^{\circ}C$	PD	0.5	W
Pulsed Drain Current	t _p = 10 με	t _p = 10 μs, V _{GS} =10V		45	А
Pulsed Drain Current	t_p = 30 μ s, V _{GS} =5V		I _D	30	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			۱ _S	2.0	Α
Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 30 V, I _L = 10.4 A, V _{GS} = 10 V, L = 1.0 mH, R _G = 25 Ω)		EAS	54	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS

Rating	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	125	°C/W
Junction-to-Ambient – t \leq 10 s (Note 1)	$R_{\theta JA}$	62.5	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	248	


1. Surface-mounted on FR4 board using 1 inch sq pad size (Cu area = 1.127 in sq [1 oz] including traces).



ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
00.14	21.5 mΩ @ 10 V	704
30 V	30 mΩ @ 4.5 V	7.0 A



PIN ASSIGNMENT

(Note: Microdot may be in either location)



ORDERING INFORMATION

See detailed ordering and shipping information ion page 6 of this data sheet.


2. Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.0773 in sq).

ELECTRICAL CHARACTERISTICS (T_J = $25^{\circ}C$ unless otherwise noted)


Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 μ A		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				18.4		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{cc} = 0 V$	T _J = 25°C			1.0	μA
		V _{GS} = 0 V, V _{DS} = 24 V	T _J = 125°C			10	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V ₀	_{GS} = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I	_D = 250 μA	1.0		3.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 7.0 A			21.5	25	mΩ
		V _{GS} = 4.5 V,	I _D = 6.0 A		30	35	1
Forward Transconductance	9 FS	V _{DS} = 10 V,	I _D = 7.0 A		30		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCE						
Input Capacitance	C _{ISS}				560		pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 24 V			115		1
Reverse Transfer Capacitance	C _{RSS}				75		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15 V, I _D = 7.0 A			12		nC
Threshold Gate Charge	Q _{G(TH)}				0.85		
Gate-to-Source Charge	Q _{GS}				1.9		
Gate-to-Drain Charge	Q _{GD}				3.0		
Total Gate Charge	Q _{G(TOT)}				6.0		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{cc} = 45 V$	/po = 15 V		0.8		1
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 4.5 V$, $V_{DS} = 15 V$, $I_D = 7.0 A$			1.85		1
Gate-to-Drain Charge	Q _{GD}				3.0		1
Gate Resistance	R _G				2.8		Ω
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t _{d(ON)}				6.0		ns
Rise Time	t _r	V_{GS} = 10 V, V_{DS} = 24 V, I _D = 7.0 A, R _G = 3.0 Ω			15		1
Turn-Off Delay Time	t _{d(OFF)}				18		1
Fall Time	t _f				4.0		1
DRAIN – SOURCE DIODE CHARACTERIST	CS						
Forward Diode Voltage	V _{SD}	V_{SD} $V_{GS} = 0 V$, $T_J = 25^{\circ}C$ 0.7		0.78	1.0	V	
		V _{GS} = 0 V, I _S = 2.0 A	T _J = 125°C		0.63		1
Reverse Recovery Time	t _{RR}				15		ns
Charge Time	ta	V _{GS} =	0.V		9.0	1	1
Discharge Time	t _b	v _{GS} = dl _S /dt = 100 A/į			6.0		-
Reverse Recovery Charge	Q _{RR}	•			8.0		nC

performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: pulse width $\leq 300 \ \mu$ s, duty cycle $\leq 2\%$. 4. Switching characteristics are independent of operating junction temperatures.


TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES







Table 1. ORDERING INFORMATION


Part Number	Marking (XX)	Package	Shipping [†]
NTGS4141NT1	S4	TSOP-6	3000 / Tape & Reel
NTGS4141NT1G	S4	TSOP-6 (Pb-Free)	3000 / Tape & Reel
NVGS4141NT1G	VS4	TSOP-6 (Pb-Free)	3000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 **ISSUE V**








- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2
- CONTROLLING DIMENSION: MILLIMETERS. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM 3.
- LEAD THICKNESS INCLUESS INCLUESS LINCHART INITIAL CONTRIBUTION OF THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS, MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D 4.
- AND E1 ARE DETERMINED AT DATUM H. 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
b	0.25	0.38	0.50	
с	0.10	0.18	0.26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
L	0.20	0.40	0.60	
L2	0.25 BSC			
м	0°	_	10°	

STYLE 1:
PIN 1. DRAIN
2. DRAIN
3. GATE
SOURCE
5. DRAIN
6. DRAIN

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed Solitzo wins in engine to solitzo and induced patents, addentations, copying its, itade solitzo, and one interfectual property. A listing of solitzo patent coverage may be accessed at www.onseni.com/site/pdt/Patent-Marking.pdt. ScittLC reserves the right to make changes without further notice to any products herein. ScittLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative