Product Preview HD3e Quad N-Channel

The NTH4302 is the first integrated Quad FET in a single package. It is the integration of 4 planar TMOS devices. It uses the latest HD3e TMOS technology from ON Semiconductor, with very high cell density and improved switching capability

The NTH4302 is a 16-pin leadless device packaged in the new PInPAK $^{\text{M}}$ from ON Semiconductor. The PInPAK is a new flexible power package that uses the MAP process. The NTH4302 uses the same MOSFET as the NTD60N02R. However, with the PInPAK package, various other pairs of MOSFETs can be used to create additional custom applications.

Features

- Ultra Low R_{DS}(on) Provides Higher Efficiency
- Very Fast Switching due to Planar Technology and Leadless Package
- 200% Footprint Reduction Compared to Similar DPAK Solution for the Same Power
- Up to 80 Amp per FET
- Very Low V_f (0.8 mV) Ideal for Synchronous Rectification
- Specifically Designed for DC-DC Buck Converter in VRM9.1 Application (80 Amp Per Phase, 500 khz)

Application

- DC-DC Converter
- Motherboard/Server Buck Converter
- Telecom/Industrial Power Supply
- Automotive Motor Drive
- H-Bridge

Application Note AND8086/D, "Board Mounting Notes for Quad Flat-Pack No-Lead Package (QFN)", is available on our web site www.onsemi.com.



ON Semiconductor®

http://onsemi.com

QUAD TMOS POWER MOSFET 40 AMPERES 24 VOLTS $R_{DS(on)} = 7.5 m\Omega$ $C_{iss} = 2050 \text{ pF}$ $R_{\theta JC} = 1.3 \text{ °C/W}$



А	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week

PINOUT DIAGRAM



ORDERING INFORMATION

Device	Package	Shipping
NTH4301	ONiPAK	TBD

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.





MAXIMUM RATINGS (T_J = $25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	24	Vdc
Drain-to-Gate Voltage	V _{DGR}	24	Vdc
Gate-to-Source Voltage	V _{GS}	±20	Vdc
Operating and Storage Temperature	T_J and T_{stg}	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting T _J = 25°C (Note 1) $(V_{DD} = 25 V_{dc}, V_{GS} = 5 V_{dc}, L = 0.1 \text{ mH}, I_L(pk) = 20 \text{ A}, R_g = 1 \text{ K}\Omega)$	E _{AS}	450	mJ
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	I _D I _D I _{DM}	30 TBD TBD	A _{dc}
Total Power Dissipation, t \leq 10 seconds Linear Derating Factor	P _D @ T _A = 25°C	TBD	W mW/°C
Thermal Resistance - Junction-to-Case - Junction-to-Ambient - Junction-to-Ambient (Note 1)	R _{θJC} R _{θJA} R _{θJA}	1.5 30 TBD	°C/W

1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in²).

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu A)$ Positive Temperature Coefficient		V _{(BR)DSS}	24 -	- 25		Vdc mV/°C
Zero Gate Voltage Drain Current ($V_{GS} = 0 \text{ Vdc}, V_{DS} = 30 \text{ Vdc}, T_J = 25^{\circ}\text{C}$) ($V_{GS} = 0 \text{ Vdc}, V_{DS} = 30 \text{ Vdc}, T_J = 125^{\circ}\text{C}$)		I _{DSS}			1.0 10	μAdc
Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	-	-	±100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 250 \ \mu Ac Negative Threshold Temperature C$	dc) oefficient	V _{GS(th)}	1.0 -	1.9 -3.8	3.0 -	Vdc
$ Static Drain-to-Source On-Resist \\ (V_{GS} = 10 Vdc, I_D = 20 Adc) \\ (V_{GS} = 10 Vdc, I_D = 10 Adc) \\ (V_{GS} = 4.5 Vdc, I_D = 5.0 Adc) $	ance	R _{DS(on)}		0.0078 0.0078 0.010	0.010 0.010 0.013	Ω
Forward Transconductance (V _{DS} =	= 15 Vdc, I _D = 10 Adc)	9fs	-	20	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	2050	2400	pF
Output Capacitance	(V _{DS} = 24 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	640	800	
Reverse Transfer Capacitance		C _{rss}	-	225	310	
SWITCHING CHARACTERISTICS	(Note 2)					
Turn-On Delay Time		t _{d(on)}	-	11	20	ns
Rise Time	(V _{DD} = 25 Vdc, I _D = 1.0 Vdc,	t _r	-	15	25	
Turn-Of f Delay Time	$V_{GS} = 10 \text{ Adc}, R_G = 6.0 \Omega$	t _{d(off)}	-	85	130	
Fall Time		t _f	-	55	90	
Turn-On Delay Time	$(V_{DD} = 25 \text{ Vdc}, \text{ I}_{D} = 1.0 \text{ Vdc}, \\ V_{GS} = 10 \text{ Adc}, \text{ R}_{G} = 2.5 \Omega)$	t _{d(on)}	-	11	20	ns
Rise Time		t _r	-	13	20	
Turn-Of f Delay Time		t _{d(off)}	-	55	90	
Fall Time		t _f	-	40	75	
Turn-On Delay Time		t _{d(on)}	-	15	-	ns
Rise Time	$ (V_{DD} = 24 \text{ Vdc}, \text{ I}_{D} = 20 \text{ Vdc}, \\ V_{GS} = 10 \text{ Adc}, \text{ R}_{G} = 2.5 \Omega) $	t _r	-	25	-	
Turn-Of f Delay Time		t _{d(off)}	-	40	-	
Fall Time		t _f	-	58	-	
Gate Charge		QT	-	55	80	nC
	(V _{DS} = 24 Vdc, I _D = 2.0 Adc, V _{GS} = 10 Vdc)	Q _{gs} (Q1)	-	5.5	-	
		Q _{gd} (Q2)	-	15	-	

BODY-DRAIN DIODE RATINGS (Note 3)

Diode Forward On-Voltage $(I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vol})$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vol})$ $(I_S = 2.3 \text{ Adc}, V_{GS} = 0 \text{ Vol})$	dc) c) dc, T _J = 125°C)	V _{SD}	- - -	0.75 0.90 0.65	1.0 -	Vdc
Reverse Recovery Time		t _{rr}	-	30	65	ns
	(I _S = 2.3 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)	t _a	-	20	-	
		t _b	-	19	-	
Reverse Recovery Stored Charge		Q _{rr}	-	0.043	-	μC

2. Switching characteristics are independent of operating junction temperature. 3. Indicates Pulse Test: Pulse Width \leq 300 µsec max, Duty Cycle \leq 2%.





Figure 10. Resistive Switching Time Variation versus Gate Resistance

Figure 11. Diode Forward Voltage versus Current

PACKAGE DIMENSIONS

PInPAK CASE TBD ISSUE O

PInPAK is a registered trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and we registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.