# **MOSFET** – Power, Single, N-Channel, μCool, UDFN6, 1.6x1.6x0.55 mm 30 V, 13 mΩ, 8.2 A

#### **Features**

- UDFN Package with Exposed Drain Pads for Excellent Thermal
- Low Profile UDFN 1.6 x 1.6 x 0.55 mm for Board Space Saving
- Ultra Low R<sub>DS(on)</sub>
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- Power Load Switch
- Wireless Charging
- DC-DC Converters
- Motor Drive

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Volt	Drain-to-Source Voltage			30	V
Gate-to-Source Volta	age		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	8.2	Α
Current R <sub>0JA</sub> (Note 1, 3)	Steady State	T <sub>A</sub> = 85°C		5.9	
Power Dissipation R <sub>0JA</sub> (Note 1, 3)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.52	W
Continuous Drain Current R <sub>BJA</sub>		T <sub>A</sub> = 25°C	I <sub>D</sub>	5.3	Α
(Note 2, 3)	Steady	T <sub>A</sub> = 85°C		3.8	
Power Dissipation R <sub>0JA</sub> (Note 2, 3)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.65	W
Pulsed Drain Current $t_p = 10 \mu s$		I <sub>DM</sub>	24	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient – Steady State (Note 1, 3)	$R_{ heta JA}$	82.5	°C/W
Junction-to-Ambient – Steady State min Pad (Note 2, 3)	$R_{\theta JA}$	194.8	C/VV


<sup>1.</sup> Surface-mounted on FR4 board using 1 in<sup>2</sup> pad size, 2 oz Cu pad.



# ON Semiconductor®

#### www.onsemi.com

MOSFET					
V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX			
30 V	13 mΩ @ 10 V	8.2 A			
00 4	18 mΩ @ 4.5 V	0.27			



## **MARKING DIAGRAM**



UDFN6 (µCOOL) CASE 517AU




AL = Specific Device Code

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**



(Top View)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

1

- Surface-mounted on FR4 board using the min pad size, 2 oz Cu pad.
   The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
   This device does not have ESD protection diode.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS						•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V,	I <sub>D</sub> = 250 μA	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	I <sub>D</sub> = 250 μA, ref to 25°C			13.4		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	$T_{J} = 25^{\circ}C$ $T_{.J} = 125^{\circ}C$			1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V,	V <sub>GS</sub> = 20 V			100	nA
ON CHARACTERISTICS (Note 5)	400	B0 /					
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	, I <sub>D</sub> = 250 μA	1.2		2.2	V
Negative Threshold Temp. Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	ac 20	A, ref to 25°C		-4.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>		V, I <sub>D</sub> = 8.0 A		10	13	mΩ
	,	V <sub>GS</sub> = 4.5	V, I <sub>D</sub> = 8 A		14	18	
Forward Transconductance	9FS	V <sub>DS</sub> = 1.5	V, I <sub>D</sub> = 8 A		24		S
CHARGES & CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>				620		pF
Output Capacitance	C <sub>OSS</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,} $ $V_{DS} = 15 \text{ V}$			280		1
Reverse Transfer Capacitance	C <sub>RSS</sub>				15		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 8 A			5		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.8		
Gate-to-Source Charge	Q <sub>GS</sub>				1.8		
Gate-to-Drain Charge	$Q_{GD}$				1.6		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 8 A			11		nC
SWITCHING CHARACTERISTICS, VG	<b>S</b> = <b>4.5 V</b> (Note 6)						
Turn-On Delay Time	t <sub>d(ON)</sub>				9		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V	, V <sub>DD</sub> = 15 V,		26		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	I <sub>D</sub> = 8 A,	$R_{\rm QDD} = 15 \text{ V},$ $R_{\rm G} = 6 \Omega$		13		
Fall Time	t <sub>f</sub>	1			3		
SWITCHING CHARACTERISTICS, VG	<b>S</b> = <b>10 V</b> (Note 6)						
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DD}$ = 15 V, $I_{D}$ = 8 A, $R_{G}$ = 6 $\Omega$			6		ns
Rise Time	t <sub>r</sub>				24		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				16		
Fall Time	t <sub>f</sub>				2.3		
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		8.0	1	V
		I <sub>S</sub> = 8 A T <sub>J</sub> = 125°C			0.7		


- 5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
  6. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

		· · · ·				
Parameter	Symbol	Test Condition	Min	Тур	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS						
Reverse Recovery Time	t <sub>RR</sub>			23		ns
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, dIs/dt} = 100 \text{ A/us,}$		12		
Discharge Time	t <sub>b</sub>	$V_{GS}$ = 0 V, dls/dt = 100 A/ $\mu$ s, $I_S$ = 8 A		11		
Reverse Recovery Charge	Q <sub>RR</sub>			10		nC

<sup>5.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.
6. Switching characteristics are independent of operating junction temperatures.

### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge

-55°C

1.0




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Response

#### **DEVICE ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTLUS020N03CTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### UDFN6 1.6x1.6, 0.5P CASE 517AU

**ISSUE O** 




DETAIL B

SIDE VIEW


0.05 C

0.05 C

NOTE 4



OPTIONAL CONSTRUCTION



#### NOTES


- 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION b APPLIES TO PLATED TERMINAL
  AND IS MEASURED BETWEEN 0.15 AND
- 0.30 mm FROM TERMINAL. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.13	REF			
b	0.20	0.30			
D	1.60	1.60 BSC			
E	1.60 BSC				
е	0.50 BSC				
D1	0.62	0.72			
D2	0.15	0.25			
E2	0.57 0.67				
F	0.55 BSC				
G	0.25 BSC				
L	0.20 0.30				
L1		0.15			

#### С В 0.10 Α 0.10 | C | A | B $\oplus$ DETAIL A CA В D1 0.10 Ф C NOTE 3 0.05 **BOTTOM VIEW**

SEATING PLANE

#### SOLDERMASK DEFINED MOUNTING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering

details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 🕠 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at <a href="https://www.onsemi.com/site/par/-atent\_-warking.pgr">www.onsemi.com/site/par/-atent\_-warking.pgr</a>. On Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative