PowerPhase, Dual N-Channel SO8FL

30 V, High Side 20 A / Low Side 42 A

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- Low Side MOSFET with Integrated Schottky
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- DC-DC Converters
- System Voltage Rails
- Point of Load





Figure 1. Typical Application Circuit




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1 Top FET	7.2 mΩ @ 10 V	20. 4
30 V	11.3 mΩ @ 4.5 V	20 A
Q2 Bottom FET	1.5 mΩ @ 10 V	40.4
30 V	2 mΩ @ 4.5 V	42 A



PIN CONNECTIONS



MARKING DIAGRAM



4H088N = Specific Device Code

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

Table 1. MAXIMUM RATINGS (TJ=25°C unless otherwise stated)

Parameter					Value	Units
Drain-to-Source Voltage Q1 Q2			Q1	V _{DSS}	30	V
			Q2	1		
Gate-to-Source Voltage			Q1	V _{GS}	±12	V
			Q2	1		
Continuous Drain Current R _{θJA} (Note 1)		T _A = 25°C	Q1	I _D	13.6	Α
		T _A = 85°C	1		9.8	
		T _A = 25°C	Q2	1	28.2	
		T _A = 85°C	1		20.3	
Power Dissipation		T 0500	Q1	P _D	2.32	W
R _{θJA} (Note 1)		$T_A = 25^{\circ}C$	Q2	1		
Continuous Drain Current R _{θJA} ≤ 10 s (Note 1)		T _A = 25°C	Q1	I _D	20.5	Α
		T _A = 85°C	1		15.9	
	Steady	T _A = 25°C	Q2	1	42.3	
	State	T _A = 85°C	1		28.2	
Power Dissipation			Q1	P _D	5.2	W
$R_{\theta JA} \le 10 \text{ s (Note 1)}$		T _A = 25°C	Q2	1		
Continuous Drain Current		T _A = 25°C	Q1	I _D	10.3	Α
R _{θJA} (Note 2)		T _A = 85°C	1		7.5	
		T _A = 25°C	Q2	1	21.4	
		T _A = 85°C	1		15.4	
Power Dissipation	ation T = 25°C		Q1	P _D	1.33	W
R _{θJA} (Note 2)		T _A = 25°C	Q2	1		
Pulsed Drain Current	•	T _A = 25°C	Q1	I _{DM}	186	Α
$tp = 10 \mu s$				1	491	
Operating Junction and Storage Temperature	Q1	T _J , T _{STG}	-55 to +150	°C		
	Q2	1				
Source Current (Body Diode)			Q1	IS	10	Α
	Q2	1	10			
Drain to Source DV/DT		dV/dt	7	V/ns		
Single Pulse Drain–to–Source Avalanche Energy I _L = 18 A _{pk}			Q1	EAS	16	mJ
$I_L = 44 A_{pk}$				EAS	97	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)					260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 2. THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	53.9	°C/W
Junction-to-Ambient - Steady State (Note 4)		93.6	
Junction–to–Ambient – (t ≤ 10 s) (Note 3)		23.9	

Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm².

Surface–mounted on FR4 board using 1 sq-in pad, 2 oz Cu
 Surface–mounted on FR4 board using the minimum recommended pad size of 100 mm²

Table 3. ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	FET	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS								•
Drain-to-Source Breakdown	V _{(BR)DSS}	Q1	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA}$		30			V
Voltage		Q2			30			1
Drain-to-Source Breakdown	V _{(BR)DSS} / T _J	Q1				17		mV/°C
Voltage Temperature Coefficient		Q2				26		
Zero Gate Voltage Drain Current	I _{DSS}	Q1	T _J = 25°C				1	μΑ
			$V_{GS} = 0 \text{ V},$ $V_{DS} = 24 \text{ V}$	T _J = 125°C			20	
		Q2	103 = 11	T _J = 25°C		50	500	
Gate-to-Source Leakage Current	I _{GSS}	Q1	V _{DS} = 0 V,				100	nA
		Q2	V _{GS} =	= 12 V			100	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	Q1	$V_{GS} = V_{DS}, I_D = 250 \mu A$		1.3		2.3	V
		Q2	$V_{GS} = V_{DS}$, I _D = 1 mA	1.3		2.3	
Negative Threshold Temperature	V _{GS(TH)} / T _J	Q1				4.4		mV/°C
Coefficient		Q2				3.6		
Drain-to-Source On Resistance	R _{DS(on)}	Q1	V _{GS} = 10 V	I _D = 30 A		6	7.2	mΩ
			V _{GS} = 4.5 V	I _D = 15 A		9	11.3	
		Q2	V _{GS} = 10 V	I _D = 30 A		1.2	1.5	
			V _{GS} = 4.5 V	I _D = 30 A		1.6	2	
CAPACITANCES								
Input Capacitance	C _{ISS}	Q1				612		pF
		Q2	1			3500		1
Output Capacitance	C _{OSS}	Q1	1			280		1
		Q2	$V_{GS} = 0 \text{ V, } t = 1$	MHz, $V_{DS} = 15 \text{ V}$		1530		1
Reverse Capacitance	C _{RSS}	Q1				12		1
		Q2				70		1
CHARGES & GATE RESISTANCE								•
Total Gate Charge	$Q_{G(TOT)}$	Q1				4.5		nC
		Q2	V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 15 A			21		- - - -
Threshold Gate Charge	Q _{G(TH)}	Q1				3		
Gate-to-Source Charge		Q2				2.8		
	Q _{GS}	Q1				2		
		Q2				9		
Gate-to-Drain Charge		Q1				0.9		
		Q2				4		1
Total Gate Charge	Q _{G(TOT)}		V 45.V.V :=			10		nC
	, ,	Q2	$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 15 \text{ A}$			48		1
Gate Resistance	R_{G}	Q1	T _A = 25°C			1.3		Ω
								1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$ 6. Switching characteristics are independent of operating junction temperatures

Table 3. ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	FET	Test Condition		Min	Тур	Max	Units
SWITCHING CHARACTERISTIC	S (Note 6)	•			<u> </u>			
Turn-On Delay Time	t _{d(ON)}	Q1			7.76		ns	
		Q2			15.5			
Rise Time	t _r	Q1				36		
		Q2	$V_{GS} = 4.5 \text{ V},$	$V_{DS} = 15 \text{ V},$		19		
Turn-Off Delay Time	t _{d(OFF)}	Q1	$V_{GS} = 4.5 \text{ V},$ $I_D = 20 \text{ A},$	$R_G = 3.0 \Omega$		11		
		Q2				26.5		
Fall Time	t _f	Q1	1			1.8		
		Q2				5.4		
SWITCHING CHARACTERISTIC	S (Note 6)							
Turn-On Delay Time	t _{d(ON)}	Q1				5		ns
		Q2				11		
Rise Time	t _r	Q1	V_{GS} = 10 V, V_{DS} = 15 V, I_{D} = 20 A, R_{G} = 3.0 Ω			34		
		Q2				16.7		
Turn-Off Delay Time	t _{d(OFF)}	Q1				14		
		Q2				34		
Fall Time	t _f	Q1				1.5		
		Q2				3.8		
DRAIN-SOURCE DIODE CHAR	ACTERISTICS							
Forward Voltage	orward Voltage V_{SD} Q1 $V_{GS} = 0 V$,		$T_J = 25^{\circ}C$		0.8	1.0	V	
			I _S = 10 A	T _J = 125°C		0.7		
		Q2	$V_{GS} = 0 V$,	$T_J = 25^{\circ}C$		0.5	0.8	
			I _S = 2 A	T _J = 125°C		0.4		
DRAIN-SOURCE DIODE CHAR	ACTERISTICS	_						
Reverse Recovery Time	t _{RR}	Q1	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 2 \text{ A}$			20		ns
		Q2				51		
Charge Time	ta	Q1				11.6		
		Q2				27		
Discharge Time	tb	b Q1 I _S = 2 A		2 A		8.4		
		Q2				24		
Reverse Recovery Charge	Q_{RR}	Q1				10		nC
		Q2				70		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFD4H088NFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NTMFD4H088NFT3G	DFN8 (Pb-Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%

^{6.} Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS - Q1





Figure 6. On–Resistance Variation with Temperature

TJ, JUNCTION TEMPERATURE (°C)

Figure 7. Drain-to-Source Leakage Current vs. Voltage


V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)



V_{GS}, GATE-TO-SOURCE VOLTAGE (V) 8 7 6 5 4 Q_{GS} Q_{GD} 3 $V_{DS} = 15 V$ 2 $T_J = 25^{\circ}C$ I_D = 15 A 0 9 Q_G, TOTAL GATE CHARGE (nC)

Figure 8. Capacitance Variation

Figure 9. Gate-to-Source vs. Total Charge






Figure 10. Resistive Switching Time Variation vs. Gate Resistance

Figure 11. Diode Forward Voltage vs. Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Thermal Response




Figure 14. On-Region Characteristics




Figure 15. Transfer Characteristics




Figure 16. On-Resistance vs. Gate-to-Source Voltage




Figure 17. On-Resistance vs. Drain Current and Gate Voltage




Figure 18. On–Resistance Variation with Temperature






Figure 19. Drain-to-Source Leakage Current vs. Voltage



V_{GS}, GATE-TO-SOURCE VOLTAGE (V) 8 7 6 5 4 Q_{GS} 3 $V_{DS} = 15 V$ 2 $T_J = 25^{\circ}C$ I_D = 15 A 0 5 20 25 30 40 45 Q_G, TOTAL GATE CHARGE (nC)

Figure 20. Capacitance Variation

Figure 21. Gate-to-Source vs. Total Charge






Figure 22. Resistive Switching Time Variation vs. Gate Resistance

Figure 23. Diode Forward Voltage vs. Current




Figure 24. Maximum Rated Forward Biased Safe Operating Area





Figure 25. Thermal Response

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P PowerPhase FET

CASE 506CR ISSUE C



^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify a

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative