MOSFET – Power Trench, N-Channel, Shielded Gate

100 V, 151 A, 3.2 m Ω

General Description

This N-Channel MV MOSFET is produced using ON Semiconductor's advanced PowerTrench process that incorporates Shielded Gate technology. This process has been optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $r_{DS(on)} = 3.2 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 67 \text{ A}$
- Max $r_{DS(on)} = 9 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 33 \text{ A}$
- 50% Lower Qrr than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V _{DS}	Drain to Source Voltage	100	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current: Continuous, $T_C = 25^{\circ}C$ (Note 5) Continuous, $T_C = 100^{\circ}C$ (Note 5) Continuous, $T_A = 25^{\circ}C$ (Note 1a) Pulsed (Note 4)	151 95 21 775	A
E _{AS}	Single Pulse Avalanche Energy (Note 3)	486	mJ
PD	Power Dissipation: T _C = 25°C T _A = 25°C (Note 1a)	138 2.7	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	–55 to +150	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®


www.onsemi.com


V _{DS}	R _{DS(ON)} MAX	I _D MAX	
100 V	$3.2~\mathrm{m}\Omega$ @ 10 V	151 A	
	9 mΩ @ 6 V		



D (5, 6, 7, 8)

N-CHANNEL MOSFET





ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

Semiconductor Components Industries, LLC, 2017
May, 2019 – Rev. 2

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction to Case	0.9	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient (Note 1a)	45	

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS		-	-	-	-
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	100			V
$\Delta {\rm BV}_{\rm DSS}$ / $\Delta {\rm T}_{\rm J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu A$, referenced to $25^{\circ}C$		73		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			1	μΑ
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20$ V, $V_{DS} = 0$ V			100	nA
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 370 \ \mu A$	2.0	3.2	4.0	V
${\Delta V_{GS(th)} \over /\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 370 µA, referenced to 25°C		-8		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 67 A		2.4	3.2	mΩ
		$V_{GS} = 6 \text{ V}, \text{ I}_{D} = 33 \text{ A}$		3.8	9	
		V_{GS} = 10 V, I_D = 67 A, T_J = 125°C		4.0	5.4	
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 67 A		144		S
DYNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V_{DS} = 50 V, V_{GS} = 0 V, f = 1 MHz		4439	7460	pF
C _{oss}	Output Capacitance	7		2663	4475	pF
C _{rss}	Reverse Transfer Capacitance	7		24	65	pF
R _g	Gate Resistance		0.1	0.8	1.6	Ω
SWITCHING	CHARACTERISTICS	-				-
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, \text{ I}_{D} = 67 \text{ A}, \text{ V}_{GS} = 10 \text{ V},$		24	39	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$		12	22	ns
t _{d(off)}	Turn-Off Delay Time	7		30	48	ns
t _f	Fall Time	7		7	14	ns
Qg	Total Gate Charge	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \text{ V to } 10 \text{ V}, \text{ V}_{DD} = 50 \text{ V}, \\ I_{D} = 67 \text{ A} \end{array}$		60	100	nC
		V_{GS} = 0 V to 6 V, V_{DD} = 50 V, I_{D} = 67 A		38	64	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 50 V, I _D = 67 A		20		nC
Q _{gd}	Gate to Drain "Miller" Charge	V _{DD} = 50 V, I _D = 67 A		12		nC
Q _{oss}	Output Charge	V _{DD} = 50 V, V _{GS} = 0 V		175	İ	nC


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
DRAIN-SOURCE DIODE CHARACTERISTICS								
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.1 A (Note 2)		0.7	1.2	V		
		V _{GS} = 0 V, I _S = 67 A (Note 2)		0.8	1.3			
t _{rr}	Reverse Recovery Time	I _F = 33 A, di/dt = 300 A/μs		44	71	ns		
Q _{rr}	Reverse Recovery Charge			109	207	nC		
t _{rr}	Reverse Recovery Time	I _F = 33 A, di/dt = 1000 A/µs		33	53	ns		
Q _{rr}	Reverse Recovery Charge			235	376	nC		


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a) 45°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 115°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. E_{AS} of 486 mJ is based on starting $T_J = 25^{\circ}C$; N-ch: L = 3 mH, $I_{AS} = 18$ A, $V_{DD} = 100$ V, $V_{GS} = 10$ V. 100% test at L = 0.1 mH, $I_{AS} = 58$ A. 4. Pulsed ld please refer to Figure 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Marking	Package	Reel Size	Tape Width	Quantity
NTMFS10N3D2C	NTMFS10N3D2C	Power 56 (PQFN8) (Pb-Free / Halogen Free)	13″	12 mm	3000 units

TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 3. Normalized On-Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage





Figure 4. On-Resistance vs. Gate to Source Voltage





TYPICAL CHARACTERISTICS

(T_J = 25°C unless otherwise noted)





Figure 7. Gate Charge Characteristics








Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage






Figure 10. Maximum Continuous Drain Current vs. Case Temperature





TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$





Figure 13. Junction-to-Case Transient Thermal Response Curve

PACKAGE DIMENSIONS

PQFN8 5X6, 1.27P CASE 483AF ISSUE O



POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor dates sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor handles, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninte

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative